

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Alfred Kobsa

University of California, Irvine, CA, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

TU Dortmund University, Germany

Madhu Sudan

Microsoft Research, Cambridge, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Gerhard Weikum

Max Planck Institute for Informatics, Saarbruecken, Germany

Oliver C.S. Choy Ray C. C. Cheung
Peter Athanas Kentaro Sano (Eds.)

Reconfigurable Computing: Architectures, Tools and Applications

8th International Symposium, ARC 2012
Hong Kong, China, March 19-23, 2012
Proceedings

Volume Editors

Oliver C.S. Choy
The Chinese University of Hong Kong
Department of Electronic Engineering
Shatin, N.T., Hong Kong, China
E-mail: cschoy@ee.cuhk.edu.hk

Ray C. C. Cheung
City University of Hong Kong
Department of Electronic Engineering
Kowloon Tong, Hong Kong, China
E-mail: r.cheung@cityu.edu.hk

Peter Athanas
Virginia Tech, Department of ECE
302 Whittemore Hall
Blacksburg, VA 24061, USA
E-mail: athanas@vt.edu

Kentaro Sano
Tohoku University
6-6-01 Aramaki Aza Aoba, Aobaku
Sendai, Miyagi, 981-8579, Japan
E-mail: kentah@caero.mech.tohoku.ac.jp

ISSN 0302-9743 e-ISSN 1611-3349
ISBN 978-3-642-28364-2 e-ISBN 978-3-642-28365-9
DOI 10.1007/978-3-642-28365-9
Springer Heidelberg Dordrecht London New York

Library of Congress Control Number: 2012931224

CR Subject Classification (1998): C.2, D.2, I.4, H.3, F.1, I.6, D.3

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

© Springer-Verlag Berlin Heidelberg 2012

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

The use of general descriptive names, registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

The 8th International Symposium on Applied Reconfigurable Computing (ARC 2012) was held at the Chinese University of Hong Kong (CUHK), Shatin, Hong Kong during March 21–23, 2011. The symposium also included industrial workshops provided by Xilinx and Altera in CUHK and the City University of Hong Kong during March 19–20, 2011. The symposium and workshop were sponsored by Xilinx Inc., Altera Corp., and CPO Technologies Corporation.

ARC 2012 received 44 submissions from 17 countries all over the world. Each paper was reviewed by at least four committee members, involving nearly 200 reviews. More than 80 committee members were invited to form the Program Committee according to their particular areas of expertise. The Program Committee selected 25 papers for oral presentation, and 10 poster papers for the proceedings. The main theme this year was “ARC for better living”. The program was completed with five excellent invited talks given by Michael J. Flynn (Stanford University), Sorin A. Huss (Technische Universitaet Darmstadt), Cetin Kaya Koc (UCSB), Wayne Luk (Imperial College London), and Grant Martin (Tensilica Inc.).

Many people contributed to the success of ARC 2012. First, we would like to thank all the authors who submitted their excellent research results to ARC. Second, we would like to thank all of the 80 Program Committee members, as well as the external reviewers, who volunteered to read the papers. We are greatly indebted to the Proceedings Chair, Yuet Ming Lam, for his relentless efforts in compiling the proceedings. We would like to thank the local Organizing Committee Chairs, Evan Young, Hayden So, and their team for all the hotel and local arrangements. We would like to thank all the great efforts of the ARC 2012 Organizing Committee team, and the Conference Secretariat, Momentous Asia, Hong Kong. Finally, we want to express our gratitude to our generous sponsors: Xilinx Inc., Altera Corp., CPO Technologies Corporation, and the support from the local Hong Kong universities and the IEEE Hong Kong Section Computer Society Chapter and CAS/COM Chapter.

December 2011

Oliver Choy
Ray Cheung
Peter Athanas
Kentaro Sano

Organization

ARC 2012 was organized by the Department of Electronic Engineering, the Chinese University of Hong Kong and the Department of Electronic Engineering, City University of Hong Kong.

Organising Committee

General Chair

Oliver Choy	The Chinese University of Hong Kong, Hong Kong
Ray Cheung	City University of Hong Kong, Hong Kong

Program Chair

Peter Athanas	Virginia Tech, USA
Kentaro Sano	Tohoku University, Japan

Local Arrangements Chair

Hayden So	University of Hong Kong, Hong Kong
Evan Young	The Chinese University of Hong Kong, Hong Kong

Publicity Chair

Suhaib Fahmy	Nanyang Technological University, Singapore
Bryan Hu	University of Alberta, Canada

Proceedings Chair

Yuet Ming Lam	Macau University of Science and Technology, Macau
---------------	--

Finance Chair

Chiwai Yu	City University of Hong Kong, Hong Kong
-----------	---

Registration Chair

Bruce Sham	The Hong Kong Polytechnic University, Hong Kong
------------	--

Banquet Chair

Patrick Hung	CPO Technologies Corporation, USA
--------------	-----------------------------------

Sponsorship Chair

Wei Zhang Nanyang Technological University, Singapore

Webmaster

Cedric Yiu The Hong Kong Polytechnic University,
Hong Kong

Secretariat

Laurie Lau Momentous Asia, Hong Kong

Program Committee

Jeff Arnold	Strech Inc., USA
Peter Athanas	Virginia Tech, USA
Michael Attig	Xilinx Research Labs, San Jose, USA
Jürgen Becker	Universität Karlsruhe (TH), Germany
Khaled Benkrid	University of Edinburgh, UK
Mladen Berekovic	Braunschweig University of Technology, Germany
Neil Bergmann	University of Queensland, Australia
Koen Bertels	Delft University of Technology, The Netherlands
Christos-Savvas Bouganis	Imperial College London, UK
Stephen Brown	Altera Corp., University of Toronto, Canada
João M.P. Cardoso	University of Porto/INESC-ID, Portugal
Ray Cheung	City University of Hong Kong, Hong Kong
Oliver Choy	The Chinese University of Hong Kong, Hong Kong
Albert Chung	The Hong Kong University of Science and Technology, Hong Kong
Katherine Compton	University of Wisconsin-Madison, USA
George Constantinides	Imperial College London, UK
Florent de Dinechin	Ecole Normale Supérieure de Lyon, France
Pedro C. Diniz	Technical University of Lisbon (IST) / INESC-ID, Portugal
Tarek El-Ghazawi	George Washington University, USA
Robert Esser	Apple Inc., USA
Suhaib Fahmy	Nanyang Technological University, Singapore
António Ferrari	University of Aveiro, Portugal
Kris Gaj	George Mason University, USA
Guy Gognia	Université de Bretagne Sud, France
Yajun Ha	National University of Singapore
Jim Harkin	University of Ulster, Magee, UK
Reiner Hartenstein	University of Kaiserslautern, Germany
Roman Hermida	Universidad Complutense, Madrid, Spain

Christian Hochberger	TU Dresden, Germany
Michael Hübner	Karlsruhe Institute of Technology (KIT), Germany
Bryan Hu	University of Alberta, Canada
Patrick Hung	CPO Technologies Corporation
Masahiro Iida	Kumamoto University, Japan
Yasushi Inoguchi	Japan Advanced Institute of Science and Technology, Japan
Tomonori Izumi	Ritsumeikan University, Japan
Ryan Kastner	University of California, San Diego, USA
Andreas Koch	TU Darmstadt, Germany
Ram Krishnamurthy	Intel Corp., USA
Yuet-Ming Lam	Macau University of Science and Technology, PR China
Philip Leong	University of Sydney, Australia
Wayne Luk	Imperial College London, UK
Terrence Mak	Newcastle University, UK
Eduardo Marques	University of São Paulo, Brazil
Kostas Masselos	University of the Peloponnese, Greece
Sanu Mathew	Intel Corp., USA
John McAllister	Queen's University of Belfast, UK
Seda Memik	Northwestern University, USA
Takefumi Miyoshi	The University of Electro-Communications, Japan
Fearghal Morgan	National University of Ireland, Galway, Ireland
Vikram Narayana	The George Washington University, USA
Brent Nelson	Brigham Young University, USA
Horacio Neto	INESC-ID/IST, Portugal
Elaine Ou	University of Sydney, Australia
Joon-seok Park	Inha University, Seoul, South Korea
Thilo Pionteck	University of Luebeck, Germany
Joachim Pistorius	Altera Corp., USA
Marco Platzner	University of Paderborn, Germany
Bernard Pottier	University of Bretagne, France
Francisco Rodriguez-Henriquez	Cinvestav, Mexico
Kyle Rupnow	Advanced Digital Sciences Center
Kentaro Sano	Tohoku University, Japan
Tsutomu Sasao	Kyushu Institute of Technology
Yukinori Sato	Japan Advanced Institute of Science and Technology, Japan
Erkay Savas	Sabanci University, Turkey
Patrick Schaumont	Virginia Tech, USA
Bruce Sham	The Hong Kong Polytechnic University, Hong Kong
Farhana Sheikh	Intel Corp., USA
Pete Sedcole	CSR, France

Lesley Shannon	Simon Fraser University, Canada
Yuchiro Shibata	Nagasaki University, Japan
Hayden So	University of Hong Kong, Hong Kong
Pedro Trancoso	University of Cyprus, Cyprus
Markus Weinhardt	Osnabrück University of Applied Sciences, Germany
Stephan Wong	Delft University of Technology, The Netherlands
Roger Woods	The Queen's University of Belfast, UK
Yoshiki Yamaguchi	Tsukuba University, Japan
Cedric Yiu	The Hong Kong Polytechnic University, Hong Kong
Evan Young	The Chinese University of Hong Kong, Hong Kong
Chiwai Yu	City University of Hong Kong, Hong Kong
Wei Zhang	Nanyang Technological University, Singapore
Peter Zipf	University of Kassel, Germany

Sponsoring Organizations

Gold sponsorship	Xilinx Inc
Silver sponsorship	Altera Corporation
Bronze sponsorship	CPO Technology Corporation

Table of Contents

Applied RC Design Methods and Tools

Automating Reconfiguration Chain Generation for SRL-Based Run-Time Reconfiguration	1
<i>Karel Heyse, Brahim Al Farisi, Karel Bruneel, and Dirk Stroobandt</i>	
Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration	13
<i>Kizheppatt Vipin and Suhaib A. Fahmy</i>	
Domain-Specific Language and Compiler for Stencil Computation on FPGA-Based Systolic Computational-Memory Array	26
<i>Wang Luzhou, Kentaro Sano, and Satoru Yamamoto</i>	
Exploiting Both Pipelining and Data Parallelism with SIMD Reconfigurable Architecture	40
<i>Yongjoo Kim, Jongeun Lee, Jinyong Lee, Toan X. Mai, Ingoo Heo, and Yunheung Paek</i>	
Table-Based Division by Small Integer Constants	53
<i>Florent de Dinechin and Laurent-Stéphane Didier</i>	
Heterogeneous Systems for Energy Efficient Scientific Computing	64
<i>Qiang Liu and Wayne Luk</i>	
The Q ² Profiling Framework: Driving Application Mapping for Heterogeneous Reconfigurable Platforms	76
<i>S. Arash Ostadzadeh, Roel Meeuws, Imran Ashraf, Carlo Galuzzi, and Koen Bertels</i>	

Applied RC Architectures

PPMC: A Programmable Pattern Based Memory Controller	89
<i>Tassadaq Hussain, Muhammad Shafiq, Miquel Pericàs, Nacho Navarro, and Eduard Ayguadé</i>	
A Run-Time Task Migration Scheme for an Adjustable Issue-Slots Multi-core Processor	102
<i>Fakhar Anjam, Quan Kong, Roel Seedorf, and Stephan Wong</i>	
Boosting Single Thread Performance in Mobile Processors via Reconfigurable Acceleration	114
<i>Geoffrey Ndu and Jim Garside</i>	

Complexity Analysis of Finite Field Digit Serial Multipliers on FPGAs	126
<i>Gang Zhou, Li Li, and Harald Michalik</i>	
ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs	138
<i>Shinya Takamaeda-Yamazaki, Shintaro Sano, Yoshito Sakaguchi, Naoki Fujieda, and Kenji Kise</i>	
Scalable Memory Hierarchies for Embedded Manycore Systems	151
<i>Sen Ma, Miaoqing Huang, Eugene Cartwright, and David Andrews</i>	
Triple Module Redundancy of a Laser Array Driver Circuit for Optically Reconfigurable Gate Arrays	163
<i>Takahiro Watanabe and Minoru Watanabe</i>	
A Routing Architecture for FPGAs with Dual-VT Switch Box and Logic Clusters	174
<i>Wei Ting Loke and Yajun Ha</i>	
Applied RC Applications	
Multi-level Customisation Framework for Curve Based Monte Carlo Financial Simulations	187
<i>Qiwei Jin, Diwei Dong, Anson H.T. Tse, Gary C.T. Chow, David B. Thomas, Wayne Luk, and Stephen Weston</i>	
A Low-Cost and High-Performance Virus Scanning Engine Using a Binary CAM Emulator and an MPU	202
<i>Hiroki Nakahara, Tsutomu Sasao, and Munehiro Matsuura</i>	
Cost Effective Implementation of Flux Limiter Functions Using Partial Reconfiguration	215
<i>Mohamad Sofian Abu Talip, Takayuki Akamine, Yasunori Osana, Naoyuki Fujita, and Hideharu Amano</i>	
Parallel Tempering MCMC Acceleration Using Reconfigurable Hardware	227
<i>Grigorios Mingas and Christos-Savvas Bouganis</i>	
A High Throughput FPGA-Based Implementation of the Lanczos Method for the Symmetric Extremal Eigenvalue Problem	239
<i>Abid Rafique, Nachiket Kapre, and George A. Constantinides</i>	
Optimising Performance of Quadrature Methods with Reduced Precision	251
<i>Anson H.T. Tse, Gary C.T. Chow, Qiwei Jin, David B. Thomas, and Wayne Luk</i>	

Critical Issues in Applied RC

Teaching Hardware/Software Codesign on a Reconfigurable Computing Platform	264
<i>Markus Weinhardt</i>	
Securely Sealing Multi-FPGA Systems	276
<i>Tim Güneysu, Igor Markov, and André Weimerskirch</i>	
FPGA Paranoia: Testing Numerical Properties of FPGA Floating Point IP-Cores	290
<i>Xuan You Tan, David Boland, and George Constantinides</i>	
High Performance Reconfigurable Architecture for Double Precision Floating Point Division	302
<i>Manish Kumar Jaiswal and Ray C.C. Cheung</i>	

Posters

A Modular-Based Assembly Framework for Autonomous Reconfigurable Systems	314
<i>Tannous Frangieh, Richard Stroop, Peter Athanas, and Teresa Cervero</i>	
Constructing Cluster of Simple FPGA Boards for Cryptologic Computations	320
<i>Yarkin Doröz and Erkay Savaş</i>	
Reconfigurable Multicore Architecture for Dynamic Processor Reallocation	329
<i>Annie Avakian, Natwar Agrawal, and Ranga Vemuri</i>	
Efficient Communication for FPGA Clusters	335
<i>Stewart Denholm, Kuen Hung Tsoi, Peter Pietzuch, and Wayne Luk</i>	
Performance Analysis of Reconfigurable Processors Using MVA Analysis	342
<i>Ehsan Zadkhosh, Sepide Fatahi, and Mahmood Ahmadi</i>	
PDPR: Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs	350
<i>Ruining He, Guoqiang Liang, Yuchun Ma, Yu Wang, and Jinian Bian</i>	
A Connection Router for the Dynamic Reconfiguration of FPGAs	357
<i>Elias Vansteenkiste, Karel Bruneel, and Dirk Stroobandt</i>	
R-NoC: An Efficient Packet-Switched Reconfigurable Networks-on-Chip	365
<i>Hongbing Fan, Yue-Ang Chen, and Yu-Liang Wu</i>	

Novel Arithmetic Architecture for High Performance Implementation of SHA-3 Finalist Keccak on FPGA Platforms	372
<i>Kashif Latif, M. Muzaffar Rao, Athar Mahboob, and Arshad Aziz</i>	
CRAIS: A Crossbar Based Adaptive Interconnection Scheme	379
<i>Chao Wang, Xi Li, Xuehai Zhou, and Xiaojing Feng</i>	
Author Index	385