

# Lecture Notes in Computer Science

849

Edited by G. Goos and J. Hartmanis

Advisory Board: W. Brauer D. Gries J. Stoer



Reiner W. Hartenstein  
Michal Z. Servít (Eds.)

# Field-Programmable Logic

Architectures, Synthesis and Applications

4th International Workshop on Field-Programmable  
Logic and Applications, FPL '94  
Prague, Czech Republic, September 7–9, 1994  
Proceedings

Springer-Verlag

Berlin Heidelberg New York  
London Paris Tokyo  
Hong Kong Barcelona  
Budapest

Series Editors

Gerhard Goos  
Universität Karlsruhe  
Postfach 69 80  
Vincenz-Priessnitz-Straße 1  
D-76131 Karlsruhe, Germany

Juris Hartmanis  
Cornell University  
Department of Computer Science  
4130 Upson Hall  
Ithaca, NY 14853, USA

Volume Editors

Reiner W. Hartenstein  
Fachbereich Informatik, Universität Kaiserslautern  
Postfach 3049, D-67653 Kaiserslautern, Germany

Michal Z. Servít  
Department of Computers, Czech Technical University  
Karlovo náměstí 13, 12135 Prague 2, Czech Republic

CR Subject Classification (1991): B.6-7, J.6

ISBN 3-540-58419-6 Springer-Verlag Berlin Heidelberg New York

CIP data applied for

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1994  
Printed in Germany

Typesetting: Camera-ready by author

SPIN: 10475493      45/3140-543210 - Printed on acid-free paper

# Preface

This book contains papers first presented at the 4th International Workshop on Field-Programmable Logic and Applications (FPL'94), held in Prague, Czech Republic, September 7 - 9, 1994.

The FPL'94 workshop was organized by the Czech Technical University and the University of Kaiserslautern, in co-operation with IEEE Czechoslovakia Section and the University of Oxford (Dept. for Continuing Education), as a continuation of three already held workshops in Oxford (1991 and 1993) and in Vienna (1992).

The growing importance of field-programmable devices is demonstrated by the strongly increased number of submitted papers for FPL'94. For the workshop in Prague, 116 papers were submitted. It was pleasing to see the high quality of these papers and their international character with contributions from 27 countries. The list below shows the distribution of origins of the papers submitted to FPL'94 (some papers were written by an international team):

Austria:	7	Malaysia:	1
Belgium:	1	Norway:	2
Brazil:	1	Poland:	5
Canada:	1	Republic of Belarus:	5
Czech Republic:	5	Slovakia:	3
Finland:	2	South Africa:	1
France:	9	Spain:	4
Germany:	17	Sweden:	2
Greece:	2	Switzerland:	3
Hungary:	2	Syria:	1
India:	1	Turkey:	1
Japan:	2	United Kingdom:	18
Latvia:	1	USA:	19

The FPL'94 Technical Program offers an exciting array of regular presentations and posters covering a wide range of topics. From the 116 submitted papers the very best 40 regular papers and 24 high quality posters were selected. In order to give the industry a strong weight in the conference, there are 10 industrial papers among the 40 regular papers. All selected papers, except one, are included in this book.

We would like to thank the members of the Technical Program Committee for reviewing the papers submitted to the workshop. Our thanks go also to the authors who wrote the final papers for this issue.

We also gratefully acknowledge all the work done at Springer-Verlag in publishing this book.

July 1994

Reiner W. Hartenstein,  
Michal Z. Servít

## **Program Committee**

Jeffrey Arnold, IDA SRC, USA  
Peter Athanas, Virginia Tech, USA  
Stan Baker, PEP, USA  
Klaus Buchenrieder, Siemens AG, FRG  
Erik Brunvand, U. of Utah, USA  
Pak Chan, U. of California (Santa Cruz), USA  
Bernard Courtois, INPG, Grenoble, France  
Keith Dimond, U. of Kent, UK  
Barry Fagin, Dartmouth College, USA  
Patrick Foulk, Heriot-Watt U., UK  
Norbert Fristacky, Slovak Technical University, Slovakia  
Manfred Glesner, TH Darmstadt, FRG  
John Gray, Xilinx, UK  
Herbert Gruenbacher, Vienna U., Austria  
Reiner Hartenstein, U. Kaiserslautern, FRG  
Sinan Kaptanoglu, Actel Corporation, USA  
Andres Keevallik, Tallin Technical U., Estonia  
Wayne Luk, Oxford U., UK  
Amr Mohsen, Aptix, USA  
Will Moore, Oxford U., UK  
Klaus Müller-Glaser, U. Karlsruhe, FRG  
Peter Noakes, U. of Essex, UK  
Franco Pirri, U. of Firenze, Italy  
Jonathan Rose, U. of Toronto, Canada  
Zoran Salcic, Czech T. U., Czech Republic  
Mariagiovanna Sami, Politecnico di Milano, Italy  
Michal Servít, Czech T. U., Czech Republic  
Mike Smith, U. of Hawaii, USA  
Steve Trimberger, Xilinx, USA

## **Organizing Committee**

Michal Servít, Czech Technical University, Czech Republic, General Chairman  
Reiner Hartenstein, University of Kaiserslautern, Germany, Program Chairman

# Table of Contents

## Testing

Fault Modeling and Test Generation for FPGAs .....	1
<i>Hermann, M.; Hoffmann, W.</i>	
A Test Methodology Applied to Cellular Logic Programmable Gate Arrays .....	11
<i>Oliveira Duarte de, R.; Nicolaidis, M.</i>	

## Layout

Integrated Layout Synthesis for FPGAs .....	23
<i>Servít, M.Z.; Muzikář, Z.</i>	
Influence of Logic Block Layout Architecture on FPGA Performance .....	34
<i>Robert, M.; Torres, L.; Moraes, F.; Auvergne, D.</i>	
A Global Routing Heuristic for FPGAs Based on Mean Field Annealing .....	45
<i>Haritaoglu, I.; Aykanat, C.</i>	
Power Dissipation Driven FPGA Place and Route Under Delay Constraints .....	57
<i>Roy, K.; Prasad, S.</i>	

## Synthesis Tools

FPGA Technology Mapping for Power Minimization .....	66
<i>Farrahi, A.H.; Sarrafzadeh, M.</i>	
Specification and Synthesis of Complex Arithmetic Operators for FPGAs .....	78
<i>Brand, H.-J.; Mueller, D.; Rosenstiel W.</i>	
A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs .....	89
<i>Miyazaki, T.; Nakada, H.; Tsutsui, A.; Yamada, K.; Ohta, N.</i>	
An Efficient Technique for Mapping RTL Structures onto FPGAs .....	99
<i>Naseer, A.R.; Balakrishnan, M.; Kumar, A.</i>	

## Compilation Research and CAD

A Testbench Design Method Suitable for FPGA-Based Prototyping of Reactive Systems .....	111
<i>Hamann, V.</i>	
Using Consensusless Covers for Fast Operating on Boolean Functions .....	114
<i>Goldberg, E.; Krasilnikova, L.</i>	
Formal Verification of Timing Rules in Design Specifications .....	117
<i>Bartos, T.; Fristacky, N.</i>	

## Trade-Offs and Experience

- Optimized Synthesis of Self-Testable Finite State Machines (FSM) Using BIST-PST Structures in Altera Structures ..... 120  
*Hlawiczka, A.; Binda, J.*
- A High-Speed Rotation Processor ..... 123  
*Lichtermann, J.; Neustädter, G.*

## Innovations and Smart Applications

- The MD5 Message-Digest Algorithm in the XILINX FPGA ..... 126  
*Gramata, P.; Trebatický P.; Gramatová, E.*
- A Reprogrammable Processor for Fractal Image Compression ..... 129  
*Fagin, B.; Chintrakulchai, P.*
- Implementing GCD Systolic Arrays on FPGA ..... 132  
*Jebelean, T.*
- Formal CAD Techniques for Safety-Critical FPGA Design and Deployment in Embedded Subsystems ..... 135  
*Hughes, R.B.; Musgrave, G.*
- Direct Sequence Spread Spectrum Digital Radio DSP Prototyping Using Xilinx FPGAs ..... 138  
*Saluvere, T.; Kerek, D.; Tenhunen, H.*
- FPGA Based Reconfigurable Architecture for a Compact Vision System ..... 141  
*Nguyen, R.; Nguyen, P.*

## FPGA-Based Computer Architectures

- A New FPGA Architecture for Word-Oriented Datapaths ..... 144  
*Hartenstein, R.W.; Kress, R.; Reinig, H.*
- Image Processing on a Custom Computing Platform ..... 156  
*Athanas, P. M.; Abbott, A. Lynn*
- A Superscalar and Reconfigurable Processor ..... 168  
*Iseli, C.; Sanchez, E.*
- A Fast FPGA Implementation of a General Purpose Neuron ..... 175  
*Salapura, V.; Gschwind, M.; Maischberger, O.*

## High Level Design

- Data-Procedural Languages for FPL-Based Machines ..... 183  
*Ast, A.; Becker, J.; Hartenstein, R.W.; Kress, R.; Reinig, H.; Schmidt, K.*
- Implementing On Line Arithmetic on PAM ..... 196  
*Daumas, M.; Muller, J.-M.; Vuillemin, J.*

Software Environment for WASMII: a Data Driven Machine with a Virtual Hardware.....	208
<i>Chen, X.-y.; Ling, X.-p.; Amano, H.</i>	
Constraint-Based Hierarchical Placement of Parallel Programs.....	220
<i>Newman, M.; Luk, W.; Page, I.</i>	

## Prototyping and ASIC Emulators

ZAREPTA: A Zero Lead-Time, All Reconfigurable System for Emulation, Prototyping and Testing of ASICs.....	230
<i>Njølstad, T.; Pihl, J.; Hofstad, J.</i>	
Simulating Static and Dynamic Faults in BIST Structures with a FPGA Based Emulator .....	240
<i>Wieler, R.W.; Zhang, Z.; McLeod, R.D.</i>	
FPGA Based Prototyping for Verification and Evaluation in Hardware-Software Cosynthesis.....	251
<i>Benner, Th.; Ernst, R.; Könenkamp, I.; Holtmann, U.; Schüler, P.; Schaub, H.-C.; Serafimov, N.</i>	
FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems.....	259
<i>Dollas, A.; Ward, B.; Babcock, J.D.S.</i>	

## Commercial Devices – Prospects and Experience

FPGA Development Tools: Keeping Pace with Design Complexity.....	271
<i>Fawcett, B.K.; Kelem, S.H.</i>	
Meaningful Benchmarks for Logic Optimization of Table-Lookup FPGAs .....	274
<i>Kelem, S.H.</i>	
Educational Use of Field Programmable Gate Arrays .....	277
<i>Lam, D.</i>	
HardWire: A Risk-Free FPGA-to-ASIC Migration Path .....	280
<i>Fawcett, B.K.; Sawyer, N.; Williams, T.</i>	
Reconfigurable Hardware from Programmable Logic Devices .....	283
<i>Toon, N.</i>	
On some Limits of XILINX Based Control Logic Implementations.....	286
<i>Katona, A.; Szolgay, P.</i>	
Experiences of Using XBLOX for Implementing a Digital Filter Algorithm .....	289
<i>Cadek, G.R.; Thorwartl, P.C.; Westphal, G.P.</i>	
Continuous Interconnect provides solution to Density/Performance Trade-Off in Programmable Logic.....	292
<i>Toon, N.</i>	



A High Density Complex PLD Family optimized for Flexibility,  
Predictability and 100% Routability ..... 295  
*Agrawal, O.P.*

Design Experience with Fine-Grained FPGAs ..... 298  
*Lysaght, P.; McConnell, D.; Dick, H.*

## **New Tools**

FPGA Routing Structures from Real Circuits ..... 303  
*Leaver, A.*

A Tool-Set for Simulating Altera-PLDs Using VHDL ..... 306  
*Klindworth, A.*

A CAD Tool for the Development of an Extra-Fast Fuzzy Logic Controller  
Based on FPGAs and Memory Modules ..... 309  
*Hallas, J.A.; Mariatos, E.P.; Birbas, M.K.; Birbas, A.N.; Goutis, C.E.*

## **CCMs and HW/SW Co-Design**

Performance Characteristics of the Monte-Carlo Clustering Processor  
(MCCP) – a Field Programmable Logic Based Custom Computing Machine ..... 312  
*Cowen, C.P.; Monaghan, S.*

A Design Environment with Emulation of Prototypes for Hardware/  
Software Systems Using XILINX FPGA ..... 315  
*Bögel vom, G.; Nauber, P.; Winkler, J.*

DSP Development with Full-Speed Prototyping Based on HW/SW  
Codesign Techniques ..... 318  
*Isoaho, J.; Jantsch, A.; Tenhunen, H.*

The Architecture of a General-Purpose Processor Cell ..... 321  
*Daněček, J.; Pluháček, A.; Servít, M.Z.*

## **Modelers**

The Design of a Stack-Based Microprocessor ..... 326  
*Gschwind, M.; Mautner, C.*

Implementation and Performance Evaluation of an Image Pre-Processing  
Chain on FPGA ..... 332  
*Akil, M.; Alves de Barros, M.*

Signature Testability of PLA ..... 335  
*Kalosha, E.P.; Yarmolik, V.N.; Karpovsky, M.G.*

## **Educational Experience**

A FPL Prototyping Package with a C++ Interface for the PC Bus ..... 338  
*Mat bin, I.; Noras, J.M.*

Design of Safety Systems Using Field Programmable Gate Arrays ..... 341  
*Rodríguez-Andina, J.J.; Alvarez, J.; Mandado, E.*

**Novel Architectures and Smart Applications**

A Job Dispatcher-Collector Made of FPGAs for a Centralized Voice Server ..... 344  
*Debize, J.C.; Glaise, R.J.*

An Optoelectronic 3-D Field Programmable Gate Array ..... 352  
*Depreitere, J.; Neefs, H.; Van Marck, H.; Van Campenhout, J.; Baets, R.;  
 Dhoedt, B.; Thienpont, H.; Veretennicoff, I.*

On Channel Architecture and Routability for FPGAs Under Faulty Conditions.... 361  
*Roy, K.; Nag, S.*

High-Performance Datapath Implementation on Field-Programmable  
 Multi-Chip Module (FPMCM) ..... 373  
*Isshiki, T.; Dai, W.W.-M.*

**Applications and Educational Experience**

A Laboratory for a Digital Design Course Using FPGAs..... 385  
*Gehring, S.; Ludwig, S.; Wirth, N.*

COordinate Rotation DIGital Computer (CORDIC) Synthesis for FPGA..... 397  
*Meyer-Bäse, U.; Meyer-Bäse, A.; Hilberg, W.*

MARC: A Macintosh NUBUS-Expansion Board Based Reconfigurable  
 Test System for Validating Communication Systems ..... 409  
*Kempa, G.J.; Rieger, P.*

Artificial Neural Network Implementation on a Fine-Grained FPGA..... 421  
*Lysaght, P.; Stockwood, J.; Law, J.; Girma, D.*

**Author Index** ..... 433