

Lecture Notes in Computer Science
Edited by G. Goos, J. Hartmanis and J. van Leeuwen

2008

Springer

Berlin

Heidelberg

New York

Barcelona

Hong Kong

London

Milan

Paris

Singapore

Tokyo

B. Falsafi T. N. Vijaykumar (Eds.)

Power-Aware Computer Systems

First International Workshop, PACS 2000
Cambridge, MA, USA, November 12, 2000
Revised Papers



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany
Juris Hartmanis, Cornell University, NY, USA
Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Babak Falsafi
Carnegie Mellon University
Department of Electrical and Computer Engineering
5000 Forbes Ave.
Pittsburgh, PA 15213, USA
E-mail: babak@cmu.edu

T. N. Vijaykumar
Purdue University
School of Electrical and Computer Engineering
1285 EE Building
W. Lafayette, IN 47907, USA
E-mail: vijay@ecn.purdue.edu

Cataloging-in-Publication Data applied for

Die Deutsche Bibliothek - CIP-Einheitsaufnahme

Power aware computer systems : first international workshop ; revised papers
/ PACS 2000, Cambridge, MA, USA, November 12, 2000. B. Falsafi ; T. N.
Vijaykumar (ed.). - Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ;
London ; Milan ; Paris ; Singapore ; Tokyo : Springer, 2001
(Lecture notes in computer science ; Vol. 2008)
ISBN 3-540-42329-X

CR Subject Classification (1998): B, C, D.1, D.3, F.3

ISSN 0302-9743

ISBN 3-540-42329-X Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York
a member of BertelsmannSpringer Science+Business Media GmbH

<http://www.springer.de>

© Springer-Verlag Berlin Heidelberg 2001
Printed in Germany

Typesetting: Camera-ready by author, data conversion by PTP-Berlin, Stefan Sossna
Printed on acid-free paper SPIN 10782036 06/3142 5 4 3 2 1 0

Preface

The phenomenal increases in computer system performance in recent years have been accompanied by a commensurate increase in power and energy dissipation. The latter has directly resulted in demand for expensive packaging and cooling technology, an increase in product cost, and a decrease in product reliability in all segments of the computing market. Moreover, the higher power/energy dissipation has significantly reduced battery life in portable systems. While system designers have traditionally relied on circuit-level techniques to reduce power/energy, there is a growing need to address power/energy dissipation at all levels of the computer system.

We are pleased to welcome you to the proceedings of the Power-Aware Computer Systems (PACS 2000) workshop. PACS 2000 was the first workshop in its series and its aim was to bring together experts from academia and industry to address power-/energy-awareness at all levels of computer systems. In these proceedings, we bring you several excellent research contributions spanning a wide spectrum of areas in power-aware systems, from application all the way to compilers and microarchitecture, and to power/performance estimating models and tools. We have grouped the contributions into the following specific categories: (1) power-aware microarchitectural/circuit techniques, (2) application/compiler power optimizations, (3) exploiting opportunity for power optimization in instruction scheduling and cache memories, and (4) power/performance models and tools.

The first and third group of papers primarily address the opportunity for power optimization at the architectural/microarchitectural level. While there are large variabilities in hardware resource utilization within and across applications, high-performance processor cores are designed for worst-case resource demands and therefore often waste power/energy while idling. The papers in these groups propose techniques to take advantage of the variability in resource demand. These include resizing instruction issue queue, dynamically varying the instruction issue width, supply-gating inactive cache block frames to reduce leakage power/energy dissipation, mechanisms to trigger dynamical voltage scaling, and predicting functional unit activation time to reduce inductive noise during the on/off transition.

The second group of papers focus on application transformations and compiler optimization techniques to reduce energy/power. The papers propose energy-efficient dynamic memory allocation schemes for an MPEG multimedia player, power-aware graphics rendering algorithms and hardware to exploit content variation and human visual perception, and compiler optimization to estimate memory-intensive program phases that can trigger dynamic voltage scaling to slow down the processor clock.

The last group of papers present power/performance estimation models for high-end microprocessors. The first paper presents a tool from Intel that inte-

grates both analytical models and empirical data for power estimation with SimpleScalar, a cycle-accurate performance estimator. The second paper describes two simulation models from IBM to evaluate power/performance characteristics of PowerPC processors. The models trade off accuracy for speed. The third paper compares and contrasts the effectiveness and merits of two existing tools for power/performance estimation.

PACS 2000 was a highly successful forum, thanks to a number of high-quality submissions, the enormous efforts of the program committee, the keynote speaker, and the attendees. We would like to thank Shekhar Borkar for preparing the keynote speech, pinpointing the technological scaling trends and their impact on energy/power consumption in general and the increase in transistor subthreshold leakage current in particular. We would like to thank Konrad Lai for the excellent keynote delivery on behalf of Shekhar, and accepting to substitute for Shekhar on short notice, due to an emergency. We would like to thank Larry Rudolf, James Hoe, and Boon Ang and the other members of the ASPLOS-IX organizing committee who publicized the workshop and helped with local accommodation.

PACS 2000 Program Committee

Babak Falsafi, *Carnegie Mellon University (co-chair)*
T. N. Vijaykumar, *Purdue University (co-chair)*

Dave Albonese, *University of Rochester*
George Cai, *Intel*
Tom Conte, *North Carolina State University*
Vivek De, *Intel CRL*
Keith Farkas, *Compaq WRL*
Dirk Grunwald, *University of Colorado*
Mary Jane Irwin, *The Pennsylvania State University*
Norm Jouppi, *Compaq WRL*
Margaret Martonosi, *Princeton University*
Diana Marculescu, *Carnegie Mellon University*
Andreas Moshovos, *University of Toronto*
Trevor Mudge, *University of Michigan*
Kaushik Roy, *Purdue University*
John Shen, *Intel/Carnegie Mellon University*
Vivek Tiwari, *Intel*

Table of Contents

Power-Aware Microarchitectural/Circuit Techniques

System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors	1
<i>F. Gruian (Lund University)</i>	
Ramp Up/Down Functional Unit to Reduce Step Power	13
<i>Z. Tang (University of Wisconsin), N. Chang, S. Lin, W. Xie, S. Nakagawa (HP Labs), and L. He (University of Wisconsin)</i>	
An Adaptive Issue Queue for Reduced Power at High Performance	25
<i>A. Buyuktosunoglu (University of Rochester), S. Schuster (IBM Watson), D. Brooks (Princeton University/IBM Watson), P. Bose, P. Cook (IBM Watson), and D. Albonesi (University of Rochester)</i>	

Application/Compiler Optimizations

Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform	40
<i>P. Marchal, C. Wong (IMEC/K.U. Leuven-ESAT), A. Prayati (University of Patras), N. Cossement (K.U. Leuven-ESAT), F. Catthoor (IMEC/K.U. Leuven-ESAT), R. Lauwereins (K.U. Leuven-ESAT), D. Verkest (IMEC), and H. De Man (IMEC/K.U. Leuven-ESAT)</i>	
Exploiting Content Variation and Perception in Power-Aware 3D Graphics Rendering	51
<i>J. Euh and W. Burlison (University of Massachusetts)</i>	
Compiler-Directed Dynamic Frequency and Voltage Scheduling	65
<i>C.-H. Hsu, U. Kremer, and M. Hsiao (Rutgers University)</i>	

Exploiting IPC/Memory Slack

Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power	82
<i>S. Kaxiras (Lucent Technologies), Z. Hu (Princeton University), G. Narlikar, and R. McLellan (Lucent Technologies)</i>	
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors	97
<i>R. Maro (Brown University/Politecnico di Torino), Y. Bai, and R.I. Bahar (Brown University)</i>	

Power/Performance Models and Tools

TEM ² P ² EST: A Thermal Enabled Multi-model Power/Performance ESTimator	112
<i>A. Dhodapkar (University of Wisconsin), C.H. Lim (Intel/Portland State University), G. Cai (Intel), and W.R. Daasch (Portland State University)</i>	
Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor	126
<i>D. Brooks (Princeton University), M. Martonosi (Princeton University), J.-D. Wellman, and P. Bose (IBM Watson)</i>	
A Comparison of Two Architectural Power Models	137
<i>S. Ghiasi and D. Grunwald (University of Colorado)</i>	
Author Index	153