

Commenced Publication in 1973

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

New York University, NY, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Jürgen Becker Marco Platzner
Serge Vernalde (Eds.)

Field-Programmable Logic and Applications

14th International Conference, FPL 2004
Antwerp, Belgium, August 30–September 1, 2004
Proceedings



Springer

Volume Editors

Jürgen Becker

Universität Karlsruhe (TH)

Institut für Technik der Informationsverarbeitung (ITIV)

Engesserstr. 5, 76128 Karlsruhe, Germany

E-mail: becker@itiv.uni-karlsruhe.de

Marco Platzner

Swiss Federal Institute of Technology (ETH) Zurich

Computer Engineering and Networks Lab

Gloriastr. 35, 8092 Zurich Switzerland

E-mail: marco.platzner@computer.org

Serge Vernalde

IMEC vzw

Kapeldreef 75, 3001 Leuven, Belgium

E-mail: serge.vernalde@imec.be

Library of Congress Control Number: 2004111058

CR Subject Classification (1998): B.6-7, C.2, J.6

ISSN 0302-9743

ISBN 3-540-22989-2 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springeronline.com

© Springer-Verlag Berlin Heidelberg 2004

Printed in Germany

Typesetting: Camera-ready by author, data conversion by PTP-Berlin, Protago-TeX-Production GmbH

Printed on acid-free paper SPIN: 11311713 06/3142 5 4 3 2 1 0

Preface

This book contains the papers presented at the 14th International Conference on Field Programmable Logic and Applications (FPL) held during August 30th–September 1st 2004. The conference was hosted by the Interuniversity Micro-Electronics Center (IMEC) in Leuven, Belgium.

The FPL series of conferences was founded in 1991 at Oxford University (UK), and has been held annually since: in Oxford (3 times), Vienna, Prague, Darmstadt, London, Tallinn, Glasgow, Villach, Belfast, Montpellier and Lisbon. It is the largest and oldest conference in reconfigurable computing and brings together academic researchers, industry experts, users and newcomers in an informal, welcoming atmosphere that encourages productive exchange of ideas and knowledge between the delegates.

The fast and exciting advances in field programmable logic are increasing steadily with more and more application potential and need. New ground has been broken in architectures, design techniques, (partial) run-time reconfiguration and applications of field programmable devices in several different areas. Many of these recent innovations are reported in this volume.

The size of the FPL conferences has grown significantly over the years. FPL in 2003 saw 216 papers submitted. The interest and support for FPL in the programmable logic community continued this year with 285 scientific papers submitted, demonstrating a 32% increase when compared to the year before. The technical program was assembled from 78 selected regular papers, 45 additional short papers and 29 posters, resulting in this volume of proceedings. The program also included three invited plenary keynote presentations from Xilinx, Gilder Technology Report and Altera, and three embedded tutorials from Xilinx, the Universität Karlsruhe (TH) and the University of Oslo.

Due to the inclusive tradition of the conference, FPL continues to attract submissions from all over the world. The accepted contributions were submitted by researchers from 24 different countries:

USA	37	Canada	6	Netherlands	3	Mexico	2
Spain	21	Portugal	6	Austria	2	Switzerland	2
Germany	20	Brazil	5	Belgium	2	Australia	1
UK	11	Finland	3	Czechia	2	China	1
Japan	9	Ireland	3	Greece	2	Estonia	1
France	7	Poland	3	Italy	2	Lebanon	1

We would like to thank all the authors for submitting their first versions of the papers and the final versions of the accepted papers. We also gratefully acknowledge the tremendous reviewing work done by the Program Committee members and many additional reviewers who contributed their time and expertise towards the compilation of this volume. We would also like to thank the members of the Organizing Committee for their competent guidance and work in the last month. Especially, we acknowledge the assistance of Michael Hübner and Oliver Sander from Universität Karlsruhe (TH) and Rolf Enzler from ETH Zurich in compiling the final program. The members of our Program and Organizing Committees as well as all other reviewers are listed on the following pages.

We would like to thank Altera, Synplicity and Xilinx for their sponsorships. We are indebted to Richard van de Stadt, the author of CyberChair. This extraordinary free software made our task of managing the submission and reviewing process much easier.

We are grateful to Springer-Verlag, particularly Alfred Hofmann, for his work in publishing this book.

June 2004

Jürgen Becker
Marco Platzner
Serge Vernalde

Organization

Organizing Committee

General Chair	Serge Vernalde, IMEC vzw, Belgium
Program Chair	Jürgen Becker, Universität Karlsruhe, Germany
Ph.D.-Forum Chair	Jürgen Teich, University of Erlangen-Nuremberg, Germany
Publicity Chair	Reiner Hartenstein, University of Kaiserslautern, Germany
Proceedings Chair	Marco Platzner, ETH Zurich, Switzerland
Exhibition/Sponsors Chair	Erik Watzeels, IMEC vzw, Belgium
Finance Chair	Diederik Verkest, IMEC vzw, Belgium
Local Arrangements Chair	Annemie Stas, IMEC vzw, Belgium

Program Committee

Nazeeh Aranki	Jet Propulsion Laboratory, USA
Jeff Arnold	Stretch, Inc., USA
Peter Athanas	Virginia Tech, USA
Jürgen Becker	Universität Karlsruhe, Germany
Neil Bergmann	Queensland University of Technology, Australia
Dinesh Bhatia	University of Texas, USA
Eduardo Boemo	Universidad Autonoma de Madrid, Spain
Gordon Brebner	Xilinx, Inc., USA
Andrew Brown	University of Southampton, UK
Klaus Buchenrieder	Infineon Technologies AG, Germany
João Cardoso	University of the Algarve, Portugal
Steve Casselman	Virtual Computer Corporation, USA
Peter Cheung	Imperial College London, UK
George Constantinides	Imperial College London, UK
Carl Ebeling	University of Washington, USA
Hossam ElGindy	University of New South Wales, Australia
Manfred Glesner	Darmstadt University of Technology, Germany
Fernando Gonçalves	Technical University of Lisbon, Portugal
Steven Guccione	Quicksilver Technology, USA
Reiner Hartenstein	University of Kaiserslautern, Germany
Scott Hauck	University of Washington, USA
Tom Kean	Algotronix Consulting, UK
Andreas Koch	University of Braunschweig, Germany
Dominique Lavenier	University of Montpellier II, France
Philip Leong	Chinese University of Hong Kong, China
Wayne Luk	Imperial College London, UK
Patrick Lysaght	Xilinx, Inc., USA
Oskar Mencer	Imperial College London, UK
Toshiyaki Miyazaki	NTT Network Innovation Labs, Japan
Fernando Moraes	PUCRS, Brazil
Klaus Müller-Glaser	Universität Karlsruhe, Germany
Brent Nelson	Brigham Young University, USA
Horácio Neto	Technical University of Lisbon, Portugal
Sebastien Pillement	ENSSAT, France
Marco Platzner	ETH Zurich, Switzerland
Viktor Prasanna	University of Southern California, USA
Franz Rammig	Universität Paderborn, Germany
Ricardo Reis	Universidade Federal do Rio Grande do Sul, Brazil
Jonathan Rose	University of Toronto, Canada
Zoran Salcic	University of Auckland, New Zealand
Sergej Sawitzki	Philips Research, The Netherlands
Hartmut Schmeck	University of Karlsruhe, Germany
Subarna Sinha	Synopsys, Inc., USA

Gerard Smit	University of Twente, The Netherlands
Jose T. de Sousa	Technical University of Lisbon, Portugal
Rainer Spallek	Dresden University of Technology, Germany
Adrian Stoica	Jet Propulsion Laboratory, USA
Jürgen Teich	University of Erlangen-Nuremberg, Germany
Lothar Thiele	ETH Zurich, Switzerland
Lionel Torres	University of Montpellier II, France
Nick Tredennick	Gilder Technology Report, USA
Stephen Trimberger	Xilinx, Inc., USA
Milan Vasilko	Bournemouth University, UK
Stamatis Vassiliadis	Delft University of Technology, The Netherlands
Ranga Vemuri	University of Cincinnati, USA
Serge Vernalde	IMEC vzw, Belgium
Martin Vorbach	PACT Informationstechnologie, Germany
Steve Wilton	University of British Columbia, Canada
Roger Woods	Queen's University Belfast, UK
Andrej Zemva	University of Ljubljana, Slovenia

Steering Committee

Jose T. de Sousa	Technical University of Lisbon, Portugal
Manfred Glesner	Darmstadt University of Technology, Germany
John Gray	Independent Consultant, UK
Herbert Grünbacher	Carinthia Technical Institute, Austria
Reiner Hartenstein	University of Kaiserslautern, Germany
Andres Keevallik	Tallinn Technical University, Estonia
Wayne Luk	Imperial College London, UK
Patrick Lysaght	Xilinx, Inc., USA
Michel Renovell	University of Montpellier II, France
Roger Woods	Queen's University Belfast, UK

Additional Reviewers

Waleed Abdulla	Eduardo Augusto Bezerra
Ali Ahmadinia	Carsten Bieser
Kupriyanov Alexey	Abbas Bigdeli
Iosif Antochi	Morteza Biglari-Abhari
Chris Assad	Christophe Bobda
Liping Bai	Peter Boll
Zachary Baker	Matthias Bonn
Marcelo Barcelos	Christos-Savvas Bouganis
Michael Beauchamp	Ney Calazans
Marcus Bednara	Humberto Calderon
Stevan Berber	Nicola Campregher
Jean-Luc Beuchot	Joao Paulo Carvalho

Ewerson Luiz de Souza Carvalho
Bryan Catanzaro
Mark L. Chang
Francois Charot
C.C. Cheung
Charles Chiang
Daniel Chillet
Seonil Choi
Tim Courtney
G. Figueiredo Coutinho
S. Craven
Dan Crisu
Miro Cupak
Raphael David
Joze Dedic
A. Derbyshire
Steven Derrien
Dirk Desmet
Florent de Dinechin
Matthias Dyer
Ilos Eix
Rolf Enzler
C.T. Ewe
Erwan Fabiani
Suhaib Fahmy
George Ferizis
A. Fidjeland
Matjaz Finc
Robert Fischer
A. Abdul Gaffar
Carlo Galuzzi
Georgi N. Gaydadjiev
Gokul Govindu
Michael Guntsch
Said Hamdioui
Manish Handa
Frank Hannig
Michael Haselman
Christian Haubelt
Michael Hübner
Fabiano Hessel
Samih Hijwel
Clint Hilton
Th. Hinze
Christian Hochberger

Mark Holland
Thomas Hollstein
Zhedong Hua
Renqiu Huang
Finn Hughes
Jung Hyun Choi
Leandro Soares Indrusiak
Hideyuki Ito
Xin Jia
Eric Johnson
Ralf König
Thorsten Köster
Heiko Kalte
F. Gusmão de Lima Kastensmidt
Jamil Kawa
Ronan Keryell
Jawad Khan
Mohammed Ghiath Khatib
Kichul Kim
Dirk Koch
Franci Kopac
Georgi Kuzmanov
Julien Lamoureux
Pepijn de Langen
Dong-U Lee
Gareth Lee
Seokjin Lee
Yujie Lee
Stan Liao
Yang Liu
Marcelo Lubaszewski
Ralf Ludewig
A. Mahar
Mateusz Majer
Usama Malik
André Malz
Freddy Mang
César Augusto Missio Marcon
Theodore Marescaux
John McAllister
Wim J. C. Melis
Aline Vieira de Mello
Jean-Yves Mignolet
Will Moffat
Sumit Mohanty

Leandro Heleno Möller
 Anca Molnos
 Edson Ifarraguirre Moreno
 Carlos Morra
 Gareth Morris
 Elena Moscu Panainte
 Erdem Motuk
 Tudor Murgan
 Takahiro Murooka
 Kouichi Nagami
 Yoshiki Nakane
 Vincent Nollet
 Juan Jesus Ocampo-Hidalgo
 Yuichi Okuyama
 Luciano Copello Ost
 Jingzhao Ou
 K. Paar
 José Carlos Sant'Anna Palma
 Joseph Palmer
 Alex Panato
 Sujan Pandey
 Mihail Petrov
 Jean-Marc Philippe
 Shawn Phillips
 Thilo Pionteck
 Christian Plessl
 Kara Poon
 Adam Postula
 Bernard Pottier
 Brad Quinton
 Frédéric Raimbault
 M. Rans
 Rainer Rawer
 Darren Reilly
 T. Rissa
 Pasko Robert
 Partha Roop
 Andrew Royal
 Stéphane Rubini
 Luc Rynders
 Oliver Sander
 Gilles Sassatelli
 Bernd Scheuermann
 Clemens Schlachta
 Joerg Schneider
 Ronald Scrofano
 Pete Sedcole
 Olivier Sentieys
 Balasubramanian Sethuraman
 A. Shahbahrami
 Akshay Sharma
 Nalin Sidahao
 Reetinder Sidhu
 Ivan Saraiva Silva
 Mihai Sima
 Alastair Smith
 Keith So
 O. Soffke
 Raphael Some
 Galileu Batista de Sousa
 N. Steiner
 Piotr Stepień
 S. Stone
 Thilo Streichert
 Qing Su
 Peter Sutton
 Alex Thomas
 D. Thomas
 Andrej Trost
 Richard Turner
 Michael Ullmann
 G. Vanmeerbeeck
 Matjaz Verderber
 François Verdier
 Carlos Y Villalpando
 Patrick Vollmer
 Herbert Walder
 Jian Wang
 Xin Wang
 John Williams
 Laurent Wojcieszak
 Christophe Wolinski
 Stephan Wong
 James Wu
 Yunfei Wu
 Andy Yan
 Jenny Yi-Chun Kua
 Jae Young Hur
 Frank Zee
 Cong Zhang

XII Organization

Ling Zhuo
Daniel Ziener

Heiko Zimmer
Peter Zipf

Table of Contents

Plenary Keynotes

FPGAs and the Era of Field Programmability	1
<i>W. Roelandts</i>	
Reconfigurable Systems Emerge	2
<i>N. Tredennick, B. Shimamoto</i>	
System-Level Design Tools Can Provide Low Cost Solutions in FPGAs: TRUE or FALSE?	12
<i>M. Dickinson</i>	

Organic and Biology Computing

Hardware Accelerated Novel Protein Identification	13
<i>A. Alex, J. Rose, R. Isserlin-Weinberger, C. Hogue</i>	
Large Scale Protein Sequence Alignment Using FPGA Reprogrammable Logic Devices	23
<i>S. Dydel, P. Bala</i>	

Security and Cryptography 1

A Key Management Architecture for Securing Off-Chip Data Transfers	33
<i>J. Graf, P. Athanas</i>	
FPGA Implementation of Biometric Authentication System Based on Hand Geometry	43
<i>C. López-Ongil, R. Sanchez-Reillo, J. Liu-Jimenez, F. Casado, L. Sánchez, L. Entrena</i>	

Platform Based Design

SoftSONIC: A Customisable Modular Platform for Video Applications . . .	54
<i>T. Rissa, P.Y.K. Cheung, W. Luk</i>	
Deploying Hardware Platforms for SoC Validation: An Industrial Case Study	64
<i>A. Bigot, F. Charpentier, H. Krupnova, I. Sans</i>	

Algorithms and Architectures

Algorithms and Architectures for Use in FPGA Implementations of Identity Based Encryption Schemes	74
<i>T. Kerins, E. Popovici, W. Marnane</i>	
Power Analysis Attacks Against FPGA Implementations of the DES	84
<i>F.-X. Standaert, S.B. Örs, J.-J. Quisquater, B. Preneel</i>	

Acceleration Application 1

Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer	95
<i>M. Gokhale, J. Frigo, C. Ahrens, J.L. Tripp, R. Minnich</i>	
Stochastic Simulation for Biochemical Reactions on FPGA	105
<i>M. Yoshimi, Y. Osana, T. Fukushima, H. Amano</i>	

Architecture 1

Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures	115
<i>A. Thomas, J. Becker</i>	
Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine	125
<i>F. Furtek, E. Hogenauer, J. Scheuermann</i>	
Improving FPGA Performance and Area Using an Adaptive Logic Module	135
<i>M. Hutton, J. Schleicher, D. Lewis, B. Pedersen, R. Yuan, S. Kaptanoglu, G. Baeckler, B. Ratchev, K. Padalia, M. Bourgeault, A. Lee, H. Kim, R. Saini</i>	
A Dual- V_{DD} Low Power FPGA Architecture	145
<i>A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, T. Tuan</i>	

Physical Design 1

Simultaneous Timing Driven Clustering and Placement for FPGAs	158
<i>G. Chen, J. Cong</i>	
Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis	168
<i>J. Anderson, S. Nag, K. Chaudhary, S. Kalman, C. Madabhushi, P. Cheng</i>	

Compact Buffered Routing Architecture	179
<i>A. Lodi, R. Giansante, C. Chiesa, L. Ciccarelli, F. Campi, M. Toma</i>	

On Optimal Irregular Switch Box Designs	189
<i>H. Fan, Y.-L. Wu, C.-C. Cheung, J. Liu</i>	

Arithmetic 1

Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation.....	200
<i>C.T. Ewe, P.Y.K. Cheung, G.A. Constantinides</i>	

Comparative Study of SRT-Dividers in FPGA	209
<i>G. Sutter, G. Bioul, J.-P. Deschamps</i>	

Second Order Function Approximation Using a Single Multiplication on FPGAs	221
<i>J. Detrey, F. de Dinechin</i>	

Efficient Modular Division Implementation (ECC over GF(p) Affine Coordinates Application)	231
<i>G. Meurice de Dormale, P. Bulens, J.-J. Quisquater</i>	

Multitasking

A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management.....	241
<i>J. Tabero, J. Septién, H. Mecha, D. Mozos</i>	

The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures	251
<i>S. Lange, M. Middendorf</i>	

Circuit Technology

A High-Density Optically Reconfigurable Gate Array Using Dynamic Method.....	261
<i>M. Watanabe, F. Kobayashi</i>	

Evolvable Hardware for Signal Separation and Noise Cancellation Using Analog Reconfigurable Device.....	270
<i>D. Keymeulen, R. Zebulum, A. Stoica, V. Duong, M.I. Ferguson</i>	

Memory 1

Implementing High-Speed Double-Data Rate (DDR) SDRAM Controllers on FPGA.....	279
<i>E. Picatoste-Olloqui, F. Cardells-Tormo, J. Sempere-Agullo, A. Herms-Berenguer</i>	

Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays	289
<i>F. Kocan, J. Meyer</i>	

Network Processing

A Modular System for FPGA-Based TCP Flow Processing in High-Speed Networks	301
<i>D.V. Schuehler, J.W. Lockwood</i>	

Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs	311
<i>Z.K. Baker, V.K. Prasanna</i>	

Testing

BIST Based Interconnect Fault Location for FPGAs.....	322
<i>N. Campregher, P.Y.K. Cheung, M. Vasilko</i>	
FPGAs BIST Evaluation	333
<i>A. Parreira, J.P. Teixeira, M.B. Santos</i>	

Applications

Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor	344
<i>C.J. Tavares, C. Bungardean, G.M. Matos, J.T. de Sousa</i>	

Evaluating Fault Emulation on FPGA	354
<i>P. Ellervee, J. Raik, V. Tihomirov, K. Tammemäe</i>	

Arithmetic 2

Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs	364
<i>D.-U. Lee, O. Mencer, D.J. Pearce, W. Luk</i>	

Multiple Restricted Multiplication	374
<i>N. Sidahao, G.A. Constantinides, P.Y.K. Cheung</i>	

Signal Processing 1

Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices	384
<i>U. Meyer-Bäse, S. Rao, J. Ramírez, A. García</i>	

A Steerable Complex Wavelet Construction and Its Implementation on FPGA	394
<i>C.-S. Bouganis, P.Y.K. Cheung, J. Ng, A.A. Bharath</i>	

Computational Models and Compiler

Programmable Logic Has More Computational Power than Fixed Logic	404
<i>G. Brebner</i>	

JHDLBits: The Merging of Two Worlds	414
<i>A. Poetter, J. Hunter, C. Patterson, P. Athanas, B. Nelson, N. Steiner</i>	

A System Level Resource Estimation Tool for FPGAs	424
<i>C. Shi, J. Hwang, S. McMillan, A. Root, V. Singh</i>	

The PowerPC Backend Molen Compiler	434
<i>E. Moscu Panainte, K. Bertels, S. Vassiliadis</i>	

Dynamic Reconfiguration 1

An Integrated Online Scheduling and Placement Methodology	444
<i>M. Handa, R. Vemuri</i>	

On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities	454
<i>M. Ullmann, M. Hübner, B. Grimm, J. Becker</i>	

Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor – An Approach to Tough Cases –	464
<i>H. Amano, T. Inuo, H. Kami, T. Fujii, M. Suzuki</i>	

Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters	474
<i>M.R. Boschetti, S. Bampi, I.S. Silva</i>	

Network and Optimization Algorithms

Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems	484
<i>Y. Sugawara, M. Inaba, K. Hiraki</i>	

Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2 494
M.J. Canet, F. Vicedo, V. Almenar, J. Valls, E.R. de Lima

Three-Dimensional Dynamic Programming for Homology Search 505
Y. Yamaguchi, T. Maruyama, A. Konagaya

An Instance-Specific Hardware Algorithm
 for Finding a Maximum Clique 516
S. Wakabayashi, K. Kikuchi

System-on-Chip 1

IP Generation for an FPGA-Based
 Audio DAC Sigma-Delta Converter 526
*R. Ludewig, O. Soffke, P. Zipf, M. Glesner, K.P. Pun,
 K.H. Tsoi, K.H. Lee, P. Leong*

Automatic Creation of Reconfigurable PALs/PLAs for SoC..... 536
M. Holland, S. Hauck

High Speed Design

A Key Agile 17.4 Gbit/sec Camellia Implementation 546
D. Denning, J. Irvine, M. Devlin

High Performance True Random Number Generator
 in Altera Stratix FPLDs 555
V. Fischer, M. Drutarovský, M. Šimka, N. Bochard

Security and Cryptography 2

A Universal and Efficient AES Co-processor
 for Field Programmable Logic Arrays..... 565
N. Pramstaller, J. Wolkerstorfer

Exploring Area/Delay Tradeoffs in an AES FPGA Implementation 575
J. Zambreno, D. Nguyen, A. Choudhary

Architectures 2

Reconfigurable Instruction Set Extension for Enabling ECC
 on an 8-Bit Processor..... 586
S. Kumar, C. Paar

Memory 2

Dynamic Prefetching in the Virtual Memory Window of Portable Reconfigurable Coprocessors	596
<i>M. Vuletić, L. Pozzi, P. Ienne</i>	

Storage Allocation for Diverse FPGA Memory Specifications	606
<i>D. Dagher, I. Ouaiss</i>	

Image Processing 1

Real Time Optical Flow Processing System	617
<i>J. Díaz, E. Ros, S. Mota, R. Carrillo, R. Agis</i>	

Methods and Tools for High-Resolution Imaging	627
<i>T. Todman, W. Luk</i>	

Network-on-Chip

Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation	637
<i>T.A. Bartic, D. Desmet, J.-Y. Mignolet, T. Marescaux, D. Verkest, S. Vernalde, R. Lauwereins, J. Miller, F. Robert</i>	

A Reconfigurable Recurrent Bitonic Sorting Network for Concurrently Accessible Data	648
<i>C. Layer, H.-J. Pfeleiderer</i>	

Power Aware Design 1

A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems	658
<i>S. Mohanty, V.K. Prasanna</i>	

An Efficient Battery-Aware Task Scheduling Methodology for Portable RC Platforms	669
<i>J. Khan, R. Vemuri</i>	

IP-Based Design

HW/SW Co-design by Automatic Embedding of Complex IP Cores	679
<i>H. Lange, A. Koch</i>	

Increasing Pipelined IP Core Utilization in Process Networks Using Exploration	690
<i>C. Zissulescu, B. Kienhuis, E. Deprettere</i>	

Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs	700
<i>R. Siripokarpirom</i>	

SOC and RTOS: Managing IPs and Tasks Communications 710
A. Segard, F. Verdier

Power Aware Design 2

The Impact of Pipelining on Energy per Operation
in Field-Programmable Gate Arrays 719
S.J.E. Wilton, S.-S. Ang, W. Luk

A Methodology for Energy Efficient FPGA Designs
Using Malleable Algorithms 729
J. Ou, V.K. Prasanna

Power-Driven Design Partitioning 740
R. Mukherjee, S.O. Memik

Power Consumption Reduction Through Dynamic Reconfiguration 751
M.G. Lorenz, L. Mengibar, M.G. Valderas, L. Entrena

Coprocessing Architectures

The XPP Architecture and Its Co-simulation
Within the Simulink Environment 761
M. Petrov, T. Murgan, F. May, M. Vorbach, P. Zipf, M. Glesner

An FPGA Based Coprocessor for the Classification
of Tissue Patterns in Prostatic Cancer 771
M.A. Tahir, A. Bouridane, F. Kurugollu

Increasing ILP of RISC Microprocessors
Through Control-Flow Based Reconfiguration 781
S. Köhler, J. Braunes, T. Preußner, M. Zabel, R.G. Spallek

Using of FPGA Coprocessor for Improving the Execution Speed
of the Pattern Recognition Algorithm for ATLAS –
High Energy Physics Experiment 791
C. Hinkelbein, A. Khomich, A. Kugel, R. Männer, M. Müller

Embedded Tutorials

Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs 801
B. Blodget, C. Bobda, M. Huebner, A. Niyonkuru

SystemC for the Design and Modeling of Programmable Systems 811
A. Donlin, A. Braun, A. Rose

An Evolvable Hardware Tutorial 821
J. Torresen

Dynamic Reconfiguration 2

A Runtime Environment for Reconfigurable Hardware Operating Systems	831
<i>H. Walder, M. Platzner</i>	

A Dynamically Reconfigurable Asynchronous FPGA Architecture	836
<i>X. Jia, J. Rajagopalan, R. Vemuri</i>	

Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures	842
<i>B. Griese, E. Vonnahme, M. Porrmann, U. Rückert</i>	

Physical Design 2

Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices	847
<i>A. Ahmadinia, C. Bobda, S.P. Fekete, J. Teich, J.C. van der Veen</i>	

Optimizing the Performance of the Simulated Annealing Based Placement Algorithms for Island-Style FPGAs	852
<i>A. Danilin, S. Sawitzki</i>	

Automating the Layout of Reconfigurable Subsystems via Template Reduction	857
<i>S. Phillips, A. Sharma, S. Hauck</i>	

Acceleration Application 2

FPGA Acceleration of Rigid Molecule Interactions	862
<i>T. Van Court, Y. Gu, M. Herbordt</i>	

Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path	868
<i>M.D. Galanis, G. Theodoridis, S. Tragoudas, D. Soudris, C.E. Goutis</i>	

Exploring Potential Benefits of 3D FPGA Integration	874
<i>C. Ababei, P. Maidee, K. Bazargan</i>	

System Level Design

System-Level Modeling of Dynamically Reconfigurable Co-processors	881
<i>Y. Qu, K. Tiensyrjä, K. Masselos</i>	

A Development Support System for Applications That Use Dynamically Reconfigurable Hardware	886
<i>J. Canas Ferreira, J. Silva Matos</i>	

Physical Interconnect

- Interconnect-Aware Mapping of Applications
to Coarse-Grain Reconfigurable Architectures 891
N. Bansal, S. Gupta, N. Dutt, A. Nicolau, R. Gupta
- Analysis of a Hybrid Interconnect Architecture
for Dynamically Reconfigurable FPGAs 900
R. Huang, M. Handa, R. Vemuri

Computational Models

- Mapping Basic Recursive Structures
to Runtime Reconfigurable Hardware 906
H. ElGindy, G. Ferizis
- Implementation of the Extended Euclidean Algorithm
for the Tate Pairing on FPGA 911
T. Ito, Y. Shibata, K. Oguri

Acceleration Applications 3

- Java Technology in an FPGA 917
M. Schoeberl
- Hardware/Software Implementation of FPGA-Targeted
Matrix-Oriented SAT Solvers 922
V. Sklyarov, I. Skliarova, B. Pimentel, J. Arrais
- The Chess Monster Hydra 927
C. Donninger, U. Lorenz

Arithmetic 3

- FPGA-Efficient Hybrid LUT/CORDIC Architecture 933
I. Janiszewski, H. Meuth, B. Hoppe
- A Multiplexer-Based Concept for Reconfigurable Multiplier Arrays 938
O.A. Pfänder, R. Hacker, H.-J. Pfeleiderer
- Design and Implementation of a CFAR Processor
for Target Detection 943
C. Torres-Huitzil, R. Cumplido-Parra, S. López-Estrada

Signal Processing 2

- A Parallel FFT Architecture for FPGAs 948
J. Palmer, B. Nelson

FPGA Custom DSP for ECG Signal Analysis and Compression	954
<i>M.M. Peiró, F. Ballester, G. Paya, J. Belenguer, R. Colom, R. Gadea</i>	

FPGA Implementation of Adaptive Multiuser Detector for DS-CDMA Systems	959
<i>Q.-T. Ho, D. Massicotte</i>	

System-on-Chip 2

Simulation Platform for Architectural Verification and Performance Analysis in Core-Based SoC Design	965
<i>U. Bidarte, A. Astarloa, J.L. Martín, J. Andreu</i>	

A Low Power FPAA for Wide Band Applications	970
<i>E. Schüler, L. Carro</i>	

Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs	975
<i>E.L. Horta, J.W. Lockwood</i>	

Image Processing 2

Real-Time Computation of the Generalized Hough Transform	980
<i>T. Maruyama</i>	

Minimum Sum of Absolute Differences Implementation in a Single FPGA Device	986
<i>J. Olivares, J. Hormigo, J. Villalba, I. Benavides</i>	

Design and Efficient FPGA Implementation of an RGB to YCrCb Color Space Converter Using Distributed Arithmetic	991
<i>F. Bensaali, A. Amira</i>	

Cryptography and Compression

High Throughput Serpent Encryption Implementation	996
<i>J. Lázaro, A. Astarloa, J. Arias, U. Bidarte, C. Cuadrado</i>	

Implementation of Elliptic Curve Cryptosystems over $GF(2^n)$ in Optimal Normal Basis on a Reconfigurable Computer	1001
<i>S. Bajracharya, C. Shu, K. Gaj, T. El-Ghazawi</i>	

Wavelet-Based Image Compression on the Reconfigurable Computer ACE-V	1006
<i>H. Gädke, A. Koch</i>	

Network Applications and Architectures

- A Reconfigurable Communication Processor Compatible
with Different Industrial Fieldbuses 1011
*M.D. Valdés, M.Ángel Domínguez, M.J. Moure,
C. Quintáns*
- Multithreading in a Hyper-programmable Platform
for Networked Systems 1017
P. James-Roxby, G. Brebner
- An Environment for Exploring Data-Driven Architectures 1022
R. Ferreira, J.M.P. Cardoso, H.C. Neto
- FPGA Implementation of a Novel All Digital PLL Architecture
for PCR Related Measurements in DVB-T 1027
*C. Mannino, H. Rabah, C. Tanougast, Y. Berviller, M. Janiaut,
S. Weber*

Network on Chip and Adaptive Architectures

- A Dynamic NoC Approach for Communication
in Reconfigurable Devices 1032
C. Bobda, M. Majer, D. Koch, A. Ahmadinia, J. Teich
- Scalable Application-Dependent Network on Chip Adaptivity
for Dynamical Reconfigurable Real-Time Systems 1037
M. Huebner, M. Ullmann, L. Braun, A. Klausmann, J. Becker
- FiPRE: An Implementation Model
to Enable Self-Reconfigurable Applications 1042
*L. Möller, N. Calazans, F. Moraes, E. Brião, E. Carvalho,
D. Camozzato*
- A Structured Methodology for System-on-an-FPGA Design 1047
P. Sedcole, P.Y.K. Cheung, G.A. Constantinides, W. Luk

Debugging and Test

- Secure Logic Synthesis 1052
K. Tiri, I. Verbauwhede
- Hardware and Software Debugging of FPGA Based
Microprocessor Systems Through Debug Logic Insertion 1057
M.G. Valderas, E. del Torre, F. Ariza, T. Riesgo

The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead	1062
<i>J. Tombs, M.A.A. Echanóve, F. Muñoz, V. Baena, A. Torralba, A. Fernandez-León, F. Tortosa</i>	

Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory	1067
<i>A. Krasniewski</i>	

Organic and Biology Computing (Poster)

FPGA Implementation of a Neuromimetic Cochlea for a Bionic Bat Head	1073
<i>C. Clarke, L. Qiang, H. Peremans, Á. Hernández</i>	

FPGA-Based Computation for Maximum Likelihood Phylogenetic Tree Evaluation	1076
<i>T.S.T. Mak, K.P. Lam</i>	

Processing Repetitive Sequence Structures with Mismatches at Streaming Rate	1080
<i>A.A. Conti, T. Van Court, M.C. Herbordt</i>	

Artificial Neural Networks Processor – A Hardware Implementation Using a FPGA	1084
<i>P. Ferreira, P. Ribeiro, A. Antunes, F.M. Dias</i>	

FPGA Implementation of the Ridge Line Following Fingerprint Algorithm	1087
<i>E. Cantó, N. Canyellas, M. Fons, F. Fons, M. López</i>	

Security and Cryptography (Poster)

A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals	1090
<i>T. Pionteck, T. Stiefmeier, T.R. Staake, M. Glesner</i>	

Flow Monitoring in High-Speed Networks with 2D Hash Tables	1093
<i>D. Nguyen, J. Zambreno, G. Memik</i>	

A VHDL Generator for Elliptic Curve Cryptography	1098
<i>K. Järvinen, M. Tommiska, J. Skyttä</i>	

FPGA-Based Parallel Comparison of Run-Length-Encoded Strings	1101
<i>A. Bogliolo, V. Freschi, F. Miglioli, M. Canella</i>	

Real Environments Image Labelling Based on Reconfigurable Architectures	1104
<i>J.M. García Chamizo, A. Fuster Guilló, J. Azorín López</i>	

Mapping and Compilers (Poster)

- Object Oriented Programming Paradigms for the VHDL 1107
J. Borgosz
- Using Reconfigurable Hardware Through Web Services
 in Distributed Applications 1110
*I. Gonzalez, J. Sanchez-Pastor, J.L. Hernandez-Ardieta,
 F.J. Gomez-Arribas, J. Martinez*
- Data Reuse in Configurable Architectures with RAM Blocks 1113
N. Baradaran, J. Park, P.C. Diniz
- A Novel FPGA Configuration Bitstream Generation Algorithm
 and Tool Development 1116
*K. Siozios, G. Koutroumpezis, K. Tatas, D. Soudris,
 A. Thanailakis*
- AAA and SynDEX-Ic: A Methodology and a Software Framework
 for the Implementation of Real-Time Applications
 onto Reconfigurable Circuits 1119
P. Niang, T. Grandpierre, M. Akil, Y. Sorel

Architectures (Poster)

- A Self-Reconfiguration Framework for Multiprocessor CSoPCs 1124
*A. Astarloa, J. Lázaro, U. Bidarte, J.L. Martín,
 A. Zuloaga*
- A Virtual File System for Dynamically Reconfigurable FPGAs 1127
A. Donlin, P. Lysaght, B. Blodget, G. Troeger
- Virtualizing the Dimensions
 of a Coarse-Grained Reconfigurable Array 1130
T. Ristimäki, J. Nurmi
- Design and Implementation of the Memory Scheduler
 for the PC-Based Router 1133
T. Marek, M. Novotný, L. Crha

Algorithms and IP (Poster)

- Analog Signal Processing Reconfiguration for Systems-on-Chip
 Using a Fixed Analog Cell Approach 1136
E.E. Fabris, L. Carro, S. Bampi
- Intellectual Property Protection for RNS Circuits on FPGAs 1139
L. Parrilla, E. Castillo, A. García, A. Lloris

FPGA Implementation of a Tool Breakage Detection Algorithm in CNC Milling Machines	1142
<i>R. deJ. Romero-Troncoso, G.H. Ruiz</i>	

Implementation of a 3-D Switching Median Filtering Scheme with an Adaptive LUM-Based Noise Detector	1146
<i>M. Drutarovský, V. Fischer</i>	

Using Logarithmic Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in FPGA	1149
<i>J. Schier, A. Heřmánek</i>	

Image Processing (Poster)

FPGA Implementation of a Vision-Based Motion Estimation Algorithm for an Underwater Robot.....	1152
<i>V. Ila, R. Garcia, F. Charot, J. Battle</i>	

Real-Time Detection of Moving Objects	1155
<i>H. Niihuma, T. Maruyama</i>	

Real-Time Visual Motion Detection of Overtaking Cars for Driving Assistance Using FPGAs	1158
<i>S. Mota, E. Ros, J. Díaz, E.M. Ortigosa, R. Agis, R. Carrillo</i>	

Versatile Imaging Architecture Based on a System on Chip.....	1162
<i>P. Chalimbaud, F. Berry</i>	

A Hardware Implementation of a Content Based Image Retrieval Algorithm	1165
<i>C. Skarpathiotis, K.R. Dimond</i>	

PhD Forum (Poster)

Optimization Algorithms for Dynamic Reconfigurable Embedded Systems	1168
<i>A. Ahmadinia</i>	

Low Power Reconfigurable Devices	1169
<i>A. Gayasen</i>	

Code Re-ordering for a Class of Reconfigurable Microprocessors.....	1170
<i>B.F. Veale, J.K. Antonio, M.P. Tull</i>	

Design Space Exploration for Distributed Hardware Reconfigurable Systems	1171
<i>C. Haubelt</i>	

TPR: Three-D Place and Route for FPGAs	1172
<i>C. Ababei</i>	
Implementing Graphics Shaders Using FPGAs	1173
<i>D.B. Thomas, W. Luk</i>	
Preemptive Hardware Task Management	1174
<i>D. Koch</i>	
Automated Speculation and Parallelism in High Performance Network Applications	1175
<i>G. Schelle, D. Grunwald</i>	
Automated Mapping of Coarse-Grain Pipelined Applications to FPGA Systems	1176
<i>H.E. Ziegler</i>	
A Specific Scheduling Flow for Dynamically Reconfigurable Hardware	1178
<i>J. Resano</i>	
Design and Evaluation of an FPGA Architecture for Software Protection	1180
<i>J. Zambreno</i>	
Scalable Defect Tolerance Beyond the SIA Roadmap	1181
<i>M. Mishra</i>	
Run-Time Reconfiguration Management for Adaptive High-Performance Computing Systems	1183
<i>M. Taher, T. El-Ghazawi</i>	
Optimized Field Programmable Gate Array Based Function Evaluation	1184
<i>N. Sidahao</i>	
MemMap-pd: Performance Driven Technology Mapping Algorithm for FPGAs with Embedded Memory Blocks	1185
<i>R. Manimegalai, A. ManojKumar, B. Jayaram, V. Kamakoti</i>	
A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware	1186
<i>R.C.C. Cheung</i>	
On Computing Maximum Likelihood Phylogeny Using FPGA	1188
<i>T.S.T. Mak, K.P. Lam</i>	
Minimising Reconfiguration Overheads in Embedded Applications	1189
<i>U. Malik</i>	

Application Specific Small-Scale Reconfigurability 1190
V.V. Kumar

Efficient FPGA-Based Security Kernels 1191
Z.K. Baker

Author Index 1193