

*Commenced Publication in 1973*

Founding and Former Series Editors:

Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

## Editorial Board

Takeo Kanade

*Carnegie Mellon University, Pittsburgh, PA, USA*

Josef Kittler

*University of Surrey, Guildford, UK*

Jon M. Kleinberg

*Cornell University, Ithaca, NY, USA*

Friedemann Mattern

*ETH Zurich, Switzerland*

John C. Mitchell

*Stanford University, CA, USA*

Moni Naor

*Weizmann Institute of Science, Rehovot, Israel*

Oscar Nierstrasz

*University of Bern, Switzerland*

C. Pandu Rangan

*Indian Institute of Technology, Madras, India*

Bernhard Steffen

*University of Dortmund, Germany*

Madhu Sudan

*Massachusetts Institute of Technology, MA, USA*

Demetri Terzopoulos

*New York University, NY, USA*

Doug Tygar

*University of California, Berkeley, CA, USA*

Moshe Y. Vardi

*Rice University, Houston, TX, USA*

Gerhard Weikum

*Max-Planck Institute of Computer Science, Saarbruecken, Germany*

Andy D. Pimentel Stamatis Vassiliadis (Eds.)

# Computer Systems: Architectures, Modeling, and Simulation

Third and Fourth International Workshops  
SAMOS 2003 and SAMOS 2004  
Samos, Greece, July 21-23, 2003 and July 19-21, 2004  
Proceedings

## Volume Editors

Andy D. Pimentel

University of Amsterdam, Department of Computer Science

Kruislaan 403, 1098 SJ Amsterdam, The Netherlands

E-mail: andy@science.uva.nl

Stamatis Vassiliadis

TU Delft, Department of Computer Engineering

Mathematics and Computer Science Faculty

Mekelweg 4, 2628 CD Delft, The Netherlands

E-mail: stamatis@dutepp0.et.tudelft.nl

Library of Congress Control Number: 2004109047

CR Subject Classification (1998): C, B

ISSN 0302-9743

ISBN 3-540-22377-0 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable to prosecution under the German Copyright Law.

Springer-Verlag is a part of Springer Science+Business Media

springeronline.com

© Springer-Verlag Berlin Heidelberg 2004

Printed in Germany

Typesetting: Camera-ready by author, data conversion by Olgun Computergrafik

Printed on acid-free paper SPIN: 11018575 06/3142 5 4 3 2 1 0

# Preface

The SAMOS workshop is an international gathering of highly qualified researchers from academia and industry, sharing in a 3-day lively discussion on the quiet and inspiring northern mountainside of the Mediterranean island of Samos. As a tradition, the workshop features plenary presentations in the morning, while after lunch all kinds of informal discussions and nut cracking gatherings take place. The workshop is unique in the sense that not only solved research problems are presented and discussed, but also (partly) unsolved problems and in-depth topical reviews can be unleashed in the scientific arena. Consequently, the workshop provides the participants with an environment where collaboration rather than competition is fostered.

This fourth edition of the SAMOS workshop developed into a highly interesting event with a program that consisted of 36 paper presentations as well as a keynote speech by Kees Vissers from Xilinx Research. The paper authors represented 12 different countries, the USA, UK, Canada, Brazil, Germany, France, Spain, Finland, Belgium, Portugal, Greece and The Netherlands. The presentations were divided into three tracks: reconfigurable computing, architecture and implementation, and system modeling and simulation. We believe that all three tracks showed high-quality, state-of-the-art research in their respective fields.

Besides the papers from SAMOS IV, this proceedings also features numerous papers from the SAMOS III workshop. As the SAMOS III edition did not have a well-established proceedings mechanism, we decided to give the authors from last year's edition the opportunity to formally publish their papers in this proceedings.

A workshop like this cannot be organized without the help of many other people. We therefore want to thank the members of the Steering and Program Committees as well as the General Chair for their assistance in the organization and the review process for both the SAMOS III and IV papers that are included in this proceedings. Furthermore, we would like to express our sincere gratitude to Iosif Antochi who prepared the proceedings and to Lidwina Tromp for her support in organizing both the SAMOS III and IV workshops.

We hope that the attendees enjoyed the SAMOS IV workshop in all its aspects, including its many informal discussions and gatherings.

July 2004

Andy Pimentel  
Stamatis Vassiliadis

# Organization

The workshop SAMOS IV took place during July 19–21, 2004 at the Research and Teaching Institute of East Aegean (INEAG) in Agios Konstantinos on the island of Samos, Greece.

## General Chair

Shuvra Bhattacharyya      University of Maryland, USA

## Program Chair

Andy Pimentel              University of Amsterdam, The Netherlands

## Steering Committee

Shuvra Bhattacharyya      University of Maryland, USA  
Ed Deprettere              Leiden University, The Netherlands  
Patrice Quinton              Irisa, France  
Stamatis Vassiliadis      Delft University of Technology, The Netherlands  
Jürgen Teich                University of Erlangen-Nuremberg, Germany

## Program Committee

Nikitas Dimopoulos      University of Victoria, Canada  
Gerhard Fettweis        TU Dresden, Germany  
Georgi Gaydadijev        Delft University of Technology, The Netherlands  
John Glossner              Sandbridge Technologies, USA  
Wayne Luk                Imperial College London, UK  
Andy Pimentel              University of Amsterdam, The Netherlands  
Bernard Pottier            Université de Bretagne Occidentale, France  
Jarmo Takala              Tampere University of Technology, Finland  
Serge Vernalde            IMEC, Belgium  
Jens Peter Wittenburg    Thomson Corporate Research, Germany

## Local Organizers

Lidwina Tromp              Delft University of Technology, The Netherlands  
Yiasmin Kioulafa        Research and Training Institute of East Aegean,  
Greece

# Table of Contents

## SAMOS III – Reconfigurable Computing

The Molen Programming Paradigm . . . . .	1
<i>Stamatis Vassiliadis, Georgi Gaydadjiev, Koen Bertels, and Elena Moscu Panainte</i>	
Loading $\rho\mu$ -Code: Design Considerations . . . . .	11
<i>Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatis Vassiliadis</i>	
RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems . . . . .	20
<i>Stéphane Chevobbe, Nicolas Ventroux, Frédéric Blanc, and Thierry Collette</i>	
Basic OS Support for Distributed Reconfigurable Hardware . . . . .	30
<i>Christian Haubelt, Dirk Koch, and Jürgen Teich</i>	
A Cost-Efficient RISC Processor Platform for Real Time Audio Applications . . . . .	39
<i>Jens Peter Wittenburg, Ulrich Schreiber, Ulrich Gries, Markus Schneider, and Tim Niggemeier</i>	
Customising Processors: Design-Time and Run-Time Opportunities . . . . .	49
<i>Wayne Luk</i>	
Intermediate Level Components for Reconfigurable Platforms . . . . .	59
<i>Erwan Fabiani, Christophe Gouyen, and Bernard Pottier</i>	
Performance Estimation of Streaming Media Applications for Reconfigurable Platforms . . . . .	69
<i>Carsten Reuter, Javier Martín Langerwerf, Hans-Joachim Stolberg, and Peter Pirsch</i>	

## SAMOS III – Architectures and Implementation

CoDeL: Automatically Synthesizing Network Interface Controllers . . . . .	78
<i>Radhakrishnan Sivakumar, Vassilios V. Dimakopoulos, and Nikitas J. Dimopoulos</i>	
Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units . . . . .	88
<i>Miquel Pericàs, Eduard Ayguadé, Javier Zalamea, Josep Llosa, and Mateo Valero</i>	

An Optimized Flow for Designing High-Speed,  
 Large-Scale CMOS ASIC SoCs ..... 98  
*Ulrich Heinkel, Claus Mayer, Charles Webb, Hans Sahn, Werner Haas,  
 and Stefan Gossens*

Register-Based Permutation Networks for Stride Permutations ..... 108  
*Tuomas Järvinen and Jarmo Takala*

A Family of Accelerators for Matrix-Vector Arithmetics  
 Based on High-Radix Multiplier Structures ..... 118  
*David Guevorkian, Petri Liuha, Aki Launiainen, and Ville Lappalainen*

Metrics for Digital Signal Processing Architectures Characterization:  
 Remanence and Scalability ..... 128  
*Pascal Benoit, Gilles Sassatelli, Lionel Torres, Didier Demigny,  
 Michel Robert, and Gaston Cambon*

Virtual Architecture Mapping: A SystemC Based Methodology  
 for Architectural Exploration of System-on-Chip Designs ..... 138  
*Tim Kogel, Malte Doerper, Torsten Kempf, Andreas Wiefierink,  
 Rainer Leupers, Gerd Ascheid, and Heinrich Meyr*

**SAMOS III –  
 Compilers, System Modeling, and Simulation**

Comparison of Data Dependence Analysis Tests ..... 149  
*Miia Viitanen and Timo D. Hämäläinen*

MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code .. 159  
*Gordon Cichon and Gerhard Fettweis*

High-Level Energy Estimation for ARM-Based SOCs ..... 168  
*Dan Crisu, Sorin Dan Cotofana, Stamatis Vassiliadis, and Petri Liuha*

IDF Models for Trace Transformations:  
 A Case Study in Computational Refinement ..... 178  
*Cagkan Erbas, Simon Polstra, and Andy D. Pimentel*

**Systems, Architectures, Modeling, and Simulation 2004  
 (SAMOS IV)**

Programming Extremely Flexible Platforms ..... 191  
*Kees Vissers*

**SAMOS IV – Reconfigurable Computing**

The Virtex II Pro™ MOLEN Processor ..... 192  
*Georgi Kuzmanov, Georgi Gaydadjiev, and Stamatis Vassiliadis*

Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements . . . . .	203
<i>Dirk Stroobandt, Hendrik Eeckhaut, Harald Devos, Mark Christiaens, Fabio Verdicchio, and Peter Schelkens</i>	
Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques . . . . .	213
<i>Pedro C. Diniz</i>	
Modeling Loop Unrolling: Approaches and Open Issues . . . . .	224
<i>João M.P. Cardoso and Pedro C. Diniz</i>	
Self-loop Pipelining and Reconfigurable Dataflow Arrays . . . . .	234
<i>João M.P. Cardoso</i>	
Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform . . . . .	244
<i>François Charot, Madeleine Nyamsi, Patrice Quinton, and Charles Wagner</i>	
Embedded Context Aware Hardware Component Generation for Dataflow System Exploration . . . . .	254
<i>John McAllister, Roger Woods, and Richard Walke</i>	
On the (Re-)Use of IP-Components in Re-configurable Platforms . . . . .	264
<i>Jérôme Lemaitre, Sylvain Alliot, and Ed Deprettere</i>	
Customising Hardware Designs for Elliptic Curve Cryptography . . . . .	274
<i>Nicolas Telle, Wayne Luk, and Ray C.C. Cheung</i>	
Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 . . .	284
<i>Elena Moscu Panainte, Koen Bertels, and Stamatis Vassiliadis</i>	
Compiler and System Techniques for SoC Distributed Reconfigurable Accelerators . . . . .	293
<i>Joël Cambonie, Sylvain Guérin, Ronan Keryell, Loïc Lagadec, Bernard Pottier, Olivier Sentieys, Bernt Weber, and Samar Yazdani</i>	
<b>SAMOS IV – Architectures and Implementation</b>	
Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications . . . . .	303
<i>Júlio C.B. Mattos, Antônio C.S. Beck, Luigi Carro, and Flávio R. Wagner</i>	
On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering .	313
<i>Michael Hosemann and Gerhard Fettweis</i>	
Memory Bandwidth Requirements of Tile-Based Rendering . . . . .	323
<i>Iosif Antochi, Ben Juurlink, Stamatis Vassiliadis, and Petri Liuha</i>	



Using CoDeL to Rapidly Prototype Network Processor Extensions . . . . . 333  
*Nainesh Agarwal and Nikitas J. Dimopoulos*

Synchronous Transfer Architecture (STA) . . . . . 343  
*Gordon Cichon, Pablo Robelly, Hendrik Seidel, Emil Matúš,  
 Marcus Bronzel, and Gerhard Fettweis*

Generated DSP Cores for Implementation  
of an OFDM Communication System . . . . . 353  
*Hendrik Seidel, Emil Matúš, Gordon Cichon, Pablo Robelly,  
 Marcus Bronzel, and Gerhard Fettweis*

A Novel Data-Path for Accelerating DSP Kernels . . . . . 363  
*Michalis D. Galanis, G. Theodoridis, Spyros Tragoudas,  
 Dimitrios Soudris, and Costas E. Goutis*

Scalable FFT Processors and Pipelined Butterfly Units . . . . . 373  
*Jarmo Takala and Konsta Punkka*

Scalable Instruction-Level Parallelism . . . . . 383  
*Chris Jesshope*

A Low-Power Multithreaded Processor  
for Baseband Communication Systems . . . . . 393  
*Michael Schulte, John Glossner, Suman Mamidi, Mayan Moudgill,  
 and Stamatis Vassiliadis*

Initial Evaluation of Multimedia Extensions on VLIW Architectures . . . . . 403  
*Esther Salamí and Mateo Valero*

HIBI v.2 Communication Network for System-on-Chip . . . . . 413  
*Erno Salminen, Vesa Lahtinen, Tero Kangas, Jouni Riihimäki,  
 Kimmo Kuusilinna, and Timo D. Hämäläinen*

**SAMOS IV – System Modeling, and Simulation**

DIF: An Interchange Format for Dataflow-Based Design Tools . . . . . 423  
*Chia-Jui Hsu, Fuat Keceli, Ming-Yung Ko, Shahrooz Shahparnia,  
 and Shwra S. Bhattacharyya*

Scalable and Modular Scheduling . . . . . 433  
*Paul Feautrier*

Early ISS Integration into Network-on-Chip Designs . . . . . 443  
*Andreas Wieferink, Malte Doerper, Tim Kogel, Rainer Leupers,  
 Gerd Ascheid, and Heinrich Meyr*

Cycle Accurate Simulation Model Generation for SoC Prototyping . . . . . 453  
*Antoine Fraboulet, Tanguy Risset, and Antoine Scherrer*

Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting . . . . .	463
<i>Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, and Gunnar Braun</i>	
A Communication-Centric Design Flow for HIBI-Based SoCs . . . . .	474
<i>Tero Kangas, Jouni Riihimäki, Erno Salminen, Vesa Lahtinen, Heikki Orsila, Kimmo Kuusilinna, and Timo D. Hämäläinen</i>	
Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets . . . . .	484
<i>Holger Blume, Thorsten von Sydow, and Tobias G. Noll</i>	
Communication Optimization in Compaaan Process Networks . . . . .	494
<i>Ioan Cimpian, Alexandru Turjan, Ed Deprettere, and Erwin de Kock</i>	
Analysis of Dataflow Programs with Interval-Limited Data-Rates . . . . .	507
<i>Jürgen Teich and Shuvra S. Bhattacharyya</i>	
High-Speed Event-Driven RTL Compiled Simulation . . . . .	519
<i>Alexey Kupriyanov, Frank Hannig, and Jürgen Teich</i>	
A High-Level Programming Paradigm for SystemC . . . . .	530
<i>Mark Thompson and Andy D. Pimentel</i>	
Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications. . . . .	540
<i>Minas Dasygenis, Erik Brockmeyer, Bart Durinck, Francky Catthoor, Dimitrios Soudris, and Antonios Thanailakis</i>	
Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration . . . . .	550
<i>Laurențiu Nicolae and Ed Deprettere</i>	
<b>Author Index . . . . .</b>	<b>561</b>