

# Analog Circuits and Signal Processing

## Series editors

Mohammed Ismail, Dublin, USA

Mohamad Sawan, Montreal, Canada

More information about this series at <http://www.springer.com/series/7381>



Taimur Rabuske • Jorge Fernandes

# Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications



Springer

Taimur Rabuske  
INESC-ID  
Instituto Superior Técnico  
Universidade de Lisboa  
Lisboa, Portugal

Jorge Fernandes  
INESC-ID  
Instituto Superior Técnico  
Universidade de Lisboa  
Lisboa, Portugal

ISSN 1872-082X                      ISSN 2197-1854 (electronic)  
Analog Circuits and Signal Processing  
ISBN 978-3-319-39623-1              ISBN 978-3-319-39624-8 (eBook)  
DOI 10.1007/978-3-319-39624-8

Library of Congress Control Number: 2016942569

© Springer International Publishing Switzerland 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

This Springer imprint is published by Springer Nature  
The registered company is Springer International Publishing AG Switzerland

*To our families*



# Preface

The integrated successive-approximation-register (SAR) analog-to-digital converter (ADC) is known to present a remarkable energy efficiency. Additionally, the SAR ADC is a very scaling-friendly architecture, due to its highly digital and switching-intensive nature and its ability to effortlessly accommodate rail-to-rail signals without resorting to precision amplifiers. These characteristics have been boosting the popularity of SAR ADCs as process scaling reduces the transistor's intrinsic gain and supply voltages. The most basic form of an SAR ADC requires a voltage comparator, a digital controller, a track-and-hold (TH) circuitry, and a digital-to-analog converter (DAC).

In most of the reported designs, the DAC of an SAR ADC is capacitive and relies on the charge-redistribution (CR) principle. Alternatively, an SAR ADC that relies on the charge-sharing (CS) principle has been proposed more recently. The main advantages of the CS-ADC are that it is immune to inaccuracies in the reference buffer during the conversion and requires less demanding buffers for the input signal and the reference voltage. Additionally, the CS-ADC allows the use of nonlinear capacitors. On the other hand, the CS-ADC is less tolerant to noise and to the comparator offset, which limits the competitiveness of the architecture. Finally, the literature lacks a comprehensive analysis of the limiting factors of CS-ADCs.

The aim of this book is to fill the gap in knowledge that exists for CS-ADCs by providing an in-depth analysis of the architecture and quantifying its limiting factors. Finally, the insights gained through this analysis are applied to devise techniques that mitigate the critical drawbacks of the architecture and allow the design of energy-efficient SAR ADCs for low-voltage applications. These techniques are validated through the design of two SAR ADCs that operate at supply voltages down to 0.35 and 0.4 V. Experimental results show that the two reported ADCs present the best energy efficiency among ADCs designed in technologies down to 0.13  $\mu\text{m}$ . Additionally, one of the presented prototypes is the first demonstration of SAR ADC that uses a DAC with very-nonlinear capacitors, benefitting from the improved capacitance density and matching characteristics of metal-oxide-semiconductor (MOS) capacitors.

Much of the material presented in this monograph originates from the work carried out by the first author for his Ph.D., at Universidade de Lisboa, Portugal. This work includes original research results that have been presented at international conferences (ESSCIRC, ISCAS, and ICECS, among others), published in Springer *Analog Integrated Circuits and Signal Processing*, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* and *IEEE Journal of Solid-State Circuits*.

The research reported in this book received contributions from many generous and gifted people. The authors would like to thank all colleagues and friends at INESC-ID Lisboa, Portugal, and UFSM, Brazil.

Finally, this work was financially supported by:

- FCT, Fundação para a Ciência e a Tecnologia (Portugal), under projects UID/CEC/50021/2013 and DISRUPTIVE (EXCL/EEI-ELC/0261/2012)
- CNPq, Conselho Nacional de Desenvolvimento Científico e Tecnológico (Brazil), under the Ph.D. grant 201887/2011-8

Lisboa, Portugal  
Lisboa, Portugal  
April 2016

Taimur Rabuske  
Jorge Fernandes



# Contents

<b>1</b>	<b>Introduction</b>	1
1.1	Background	1
1.2	Research Goals	6
1.3	Book Outline	6
1.4	Original Contributions	7
1.5	Final Remarks	7
	References	8
<b>2</b>	<b>ADCs for Low-Voltage Low-Power Applications</b>	11
2.1	Introduction	11
2.2	Sampling and Quantization	14
2.3	Search Methods for Nyquist ADCs	15
2.3.1	Direct Search (Flash ADCs)	17
2.3.2	Binary Search (SAR ADCs)	18
2.3.3	Pipelined Binary Search (Pipeline ADCs)	19
2.3.4	Summary	21
2.4	The SAR ADC	21
	References	23
<b>3</b>	<b>Review of SAR ADC Switching Schemes</b>	25
3.1	Introduction	25
3.2	Operation Modes of Charge-Based SAR ADCs	26
3.2.1	The Charge Redistribution Principle	26
3.2.2	The Charge Sharing Principle	27
3.3	Charge Redistribution Switching Schemes	28
3.3.1	Conventional Switching	28
3.3.2	Monotonic or “Set-and-Down” Switching	30
3.3.3	$V_{CM}$ -Based Capacitor Switching	32
3.3.4	Tri-Level Capacitor Switching	34
3.4	Charge Sharing Switching Scheme	36
3.5	Comparison of Reviewed Switching Schemes	42
3.6	State of the Art in CS-ADCs	46

3.6.1	Craninckx and van der Plas [8] .....	46
3.6.2	Giannini et al. [10] .....	46
3.6.3	Tsai et al. [11] .....	47
3.6.4	Malki et al. [9, 12] .....	48
3.6.5	Summary .....	49
References	.....	66
<b>4</b>	<b>Effects of Nonidealities on the Performance of CS-ADCs</b> .....	69
4.1	Introduction .....	69
4.2	Trajectory of the DAC Voltage in a CS-ADC .....	70
4.3	Analog-to-Digital Conversion Gain .....	73
4.4	Errors Caused by Mismatch .....	75
4.4.1	Mismatch Between TH Capacitors .....	75
4.4.2	Mismatch Between TH and Total DAC Capacitance .....	80
4.4.3	Mismatch Between DAC Capacitors .....	82
4.5	Errors Caused by Parasitics .....	82
4.6	Errors Caused by Comparator Offset .....	86
4.6.1	Differential Nonlinearity .....	88
4.6.2	Integral Nonlinearity .....	90
4.6.3	ENOB .....	92
4.6.4	Model Verification .....	97
4.6.5	Discussion .....	98
4.7	Errors Caused by Noise .....	98
References	.....	102
<b>5</b>	<b>Noise-Aware Synthesis and Optimization of Voltage Comparators</b> .....	103
5.1	Introduction .....	103
5.2	Review on Comparator Noise Calculation .....	104
5.3	Comparator Noise Measurement .....	105
5.4	Multi-Objective Optimization Framework .....	107
5.5	Design Example .....	107
5.6	Results .....	108
5.7	Discussion .....	111
References	.....	113
<b>6</b>	<b>An 8-Bit 0.35-V CS-ADC with Comparator Offset Auto-Zero and Voltage Boosting</b> .....	115
6.1	Introduction .....	115
6.2	CS-ADC with Background Comparator Offset Auto-Zeroing .....	116
6.2.1	Operation Principle of the Proposed CS-ADC .....	117
6.2.2	Background Comparator Offset Self-Zeroing .....	118
6.3	SAR ADC Implementation .....	118
6.3.1	Self-Calibrated Comparator .....	118
6.3.2	Local Voltage Boosting .....	124

- 6.3.3 Full-Custom Self-Timed SAR Controller ..... 125
- 6.3.4 TH and DAC ..... 126
- 6.4 Experimental Results ..... 127
- 6.5 Discussion ..... 130
- References ..... 131
- 7 A 9-Bit 0.6-V CS-ADC with a MOSCAP-DAC ..... 133**
  - 7.1 Introduction ..... 133
  - 7.2 CS-ADC with a MOSCAP-Based DAC ..... 134
  - 7.3 SAR ADC Implementation ..... 140
    - 7.3.1 Comparator ..... 140
    - 7.3.2 Configurable TH with Boost-and-Bootstrap Switches ..... 141
    - 7.3.3 Voltage Boosters ..... 142
    - 7.3.4 DAC Cells ..... 143
  - 7.4 Experimental Results ..... 145
  - 7.5 Discussion ..... 150
  - References ..... 153
- 8 Conclusions and Future Work ..... 155**
  - 8.1 Final Remarks ..... 155
  - 8.2 Future Work ..... 156
  - References ..... 158
- Acronyms ..... 159**
- Symbols ..... 161**
- Index ..... 163**