

Microfluidic Very Large Scale Integration (VLSI)

Paul Pop · Wajid Hassan Minhass
Jan Madsen

Microfluidic Very Large Scale Integration (VLSI)

Modeling, Simulation, Testing,
Compilation and Physical Synthesis



Springer

Paul Pop
Technical University of Denmark
Kongens Lyngby
Denmark

Jan Madsen
Technical University of Denmark
Kongens Lyngby
Denmark

Wajid Hassan Minhass
Technical University of Denmark
Kongens Lyngby
Denmark

ISBN 978-3-319-29597-8

ISBN 978-3-319-29599-2 (eBook)

DOI 10.1007/978-3-319-29599-2

Library of Congress Control Number: 2016930268

© Springer International Publishing Switzerland 2016

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

This Springer imprint is published by SpringerNature

The registered company is Springer International Publishing AG Switzerland

Contents

1	Introduction	1
1.1	Microfluidic Biochips	1
1.2	mVLSI Technology	3
1.2.1	Application Areas	4
1.2.2	Motivation for Automated Physical Design and Testing Techniques	6
1.2.3	Motivation for Programming and Control of mVLSI Biochips	8
1.3	Overview	8
	References	10
 Part I Preliminaries		
2	Design Methodology for Flow-Based Microfluidic Biochips	15
2.1	Modeling and Simulation	17
2.2	Physical Design and Testing	20
2.3	Programming and Control	23
	References	25
3	Biochip Architecture Model	29
3.1	Microfluidic Valve	29
3.2	Component Design	31
3.2.1	Pneumatic Switches	31
3.2.2	Pneumatic Mixer	31
3.3	Illustrative Example	33
3.4	Component Model and Library	35
3.4.1	Component Model	35
3.4.2	Component Model Library	36
3.5	System-Level Architecture Model	36

3.6	On-Chip Control	40
3.6.1	Pneumatic Logical Components	44
3.6.2	Supportive Components	48
3.6.3	Logical Circuits	50
3.6.4	Logic Truth Tables	51
	References	51
4	Biochemical Application Modeling	53
4.1	High-Level Protocol Language: Aqua	53
4.1.1	Declarations	54
4.1.2	Statements	56
4.2	Biochemical Application Model	57
4.3	Benchmarks	59
4.3.1	Real-Life Benchmarks	60
4.3.2	Synthetic Benchmarks	62
	References	64
 Part II Compilation		
5	Compiling High-Level Languages	67
5.1	Problem Formulation	67
5.2	Application Model Synthesis	68
5.2.1	High-Level Language Grammar	70
5.2.2	Generating the Application Graph	73
5.3	Solving the Mixing Problem	80
	References	91
6	Application Mapping and Simulation	93
6.1	Application Mapping	94
6.1.1	Problem Formulation	96
6.2	Constraint Programming Strategy	96
6.2.1	Finite Domain Variables	97
6.2.2	Resource Binding Constraints	98
6.2.3	Resource Sharing Constraints	98
6.2.4	Precedence Constraints	99
6.2.5	Cost Function	99
6.3	List Scheduling Strategy	99
6.3.1	Route Generation	102
6.3.2	Optimization	103
6.4	Experimental Evaluation	103
6.5	Simulation	106
	References	109

- 7 Control Synthesis and Pin-Count Minimization** 111
 - 7.1 Biochip Control Synthesis 113
 - 7.1.1 Control Logic Generation 116
 - 7.1.2 Pin-Count Minimization 117
 - 7.1.3 Problem Formulation 119
 - 7.2 Synthesis Strategy 119
 - 7.2.1 Control Logic Generation 119
 - 7.2.2 Pin-Count Minimization 120
 - 7.3 Experimental Evaluation 122
 - References 124

Part III Physical Design

- 8 Allocation and Schematic Design.** 127
 - 8.1 Problem Formulation 128
 - 8.2 Allocation and Schematic Design 129
 - 8.2.1 Allocation and Schematic Design 129
 - 8.3 Synthesis Strategy 131
 - 8.3.1 Allocation 131
 - 8.3.2 Schematic Design 134
 - 8.4 Experimental Evaluation 136
 - References 144
- 9 Placement and Routing** 145
 - 9.1 Models, Component Library, and Design Rules 146
 - 9.1.1 Connection Model 148
 - 9.1.2 Grid Graph Model 148
 - 9.1.3 Route Model 150
 - 9.2 Problem Formulation 151
 - 9.2.1 Formalization 152
 - 9.3 Simulated Annealing. 152
 - 9.3.1 Concept 152
 - 9.3.2 Implementation 153
 - 9.4 Approximated Cost Function 157
 - 9.4.1 Metrics 158
 - 9.4.2 Computing the Cost Function 160
 - 9.5 Routed Cost Function 162
 - 9.5.1 Routing Algorithms 162
 - 9.5.2 Metrics 166
 - 9.5.3 Computing the Cost Function 169
 - 9.6 Experimental Evaluation 175
 - 9.6.1 Benchmarks 176
 - 9.6.2 Placement Quality 176
 - 9.6.3 Performance 180
 - References 182

10 On-Chip Control Synthesis	183
10.1 Circuit Design	185
10.1.1 Ongoing Example.	186
10.1.2 Two-Level Minimization.	187
10.1.3 Multiple-Level Optimization	193
10.1.4 Library Binding	197
10.2 Control Synthesis	204
10.2.1 Component Control Logic Generation.	204
10.2.2 Routing Control Logic Generation	206
10.3 Physical Synthesis	209
10.3.1 Placement	211
10.3.2 Routing.	215
10.4 Evaluation.	227
10.5 Benchmarks.	228
10.5.1 Evaluation of the Circuit Design	229
10.5.2 Evaluation of the Placement Step	231
10.5.3 Evaluation of the Routing Step	232
10.6 On-Chip and Off-Chip Trade-Off	233
10.7 On-Chip Control Circuits	238
References	238
11 Testing and Fault-Tolerant Design	241
11.1 Fault Model and Testing	242
11.1.1 Fault Model.	242
11.1.2 Testing	246
11.1.3 Fault-Tolerant Architecture Synthesis	246
11.1.4 Design Transformations.	250
11.1.5 Simulated Annealing.	251
11.1.6 GRASP.	254
11.1.7 Architecture Evaluation.	258
11.2 Experimental Evaluation	263
References	267
Index	269

Acronyms

ACCENT	A Compiler Compiler for the ENTire class of context-free languages
ALAP	As Late As Possible
ALL	Adaptive Left-to-right Leftmost derivation (parsing algorithm)
ANTLR	ANother Tool for Language Recognition
ASAP	As Soon As Possible
ATPG	Automatic Test Pattern Generation
CAD	Computer Aided Design
CL	Candidate List
CP	Constraint Programming
CPA	Colorimetric Protein Assay
CPAM	Constraint Programming-Based Application Mapping
CSR	Combined Scheduler and Router
DAG	Directed Acyclic Graph
DNA	Deoxyribose Nucleic Acid
EA	Example Application
EWOD	Electrowetting-on-dielectric
FDV	Finite Domain Variables
GCP	Graph Coloring Problem
GE	General Electric
GPA	General Purpose Actuation
GRASP	Greedy Random Adaptive Search Procedure
GUI	Graphical User Interface
HA	Hadlock's Algorithm
HC	Hill Climbing
HIV	Human Immunodeficiency Virus
HLS	High Level Synthesis
ID	Identifier

IDE	Integrated Design Environment
ISI	Institute for Scientific Information
ITRS	International Technology Roadmap for Semiconductors
IVD	In-Vitro Diagnosis
JSON	Java Script Object Notation
LALR	Look Ahead Left-to-right Rightmost derivation
LL	Left-to-right Leftmost derivation
LR	Left-to-right Rightmost derivation
LS	List Scheduling
LSAM	List Scheduling-Based Application Mapping
LSI	Large-Scale Integration
MHDL	microfluidic Hardware Description Language
MI	Microfluidic Innovations
MiS	Multilevel logic Synthesis
mLSI	microfluidic Large-Scale Integration
MOS	Metal Oxide Semiconductor
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
MSL	Multilayer Soft Lithography
mVLSI	microfluidic Very Large-Scale Integration
MVVM	Model-View-ViewModel
NMO	N-type Metal Oxide Semiconductor
NW	Naive Washing
PCR	Polymerase Chain Reaction
PDMS	Poly DiMethyl Siloxane
PLA	Programmable Logic Array
PLY	Python Lex-Yacc
PMOS	P-type Metal Oxide Semiconductor
RAM	Random Access Memory
RCL	Restrictive Candidate List
RNA	Ribose Nucleic Acid
SA	Simulated Annealing
SB	Synthetic Benchmark
TL	Tabu List
TS	Tabu Search
UML	Unified Modeling Language
USA	United States of America
μ TAS	Miniaturized Total Analysis Systems
VLSI	Very Large-Scale Integration
WGA	Whole Genome Amplification
WPF	Windows Presentation Foundation
XML	eXtensible Markup Language

Notations

$A(\mathcal{N}, \mathcal{D})$	Biochip architecture graph model, where \mathcal{N} is the set of vertices and \mathcal{D} is the set of edges
a_i	Reachable mixing ratio
\mathcal{B}	Binding function for operations on components
\mathcal{C}	Set of execution times of a component
$\mathcal{C}(U_e, V_e, E_e)$	A connection bipartite graph model for a biochip architecture \mathcal{A} ; U_e is the set of entry points, V_e is the set of exit points and E_e is the set of connections between them
\mathcal{CF}	Finite set of channel faults
$CF(N, t)$	Channel fault on component N , of type t
C_i	Execution time of operation O_i
$C_i^{M_j}$	Execution time of O_i on component M_j
$c(D_{i,j})$	Routing latency of directed edge $D_{i,j}$ in the architecture graph
$c(F_i)$	Fluid routing latency along flow path F_i
c_{max}	Maximum number of channel faults that can occur in \mathcal{A} , during fabrication
$CF(D_{i,j}, t)$	Channel fault on edge $D_{i,j}$, of type t
$Cost_{\mathcal{A}}$	Cost of architecture \mathcal{A}
$Cost_C(G_G)$	Approximated cost function for the grid graph G_G
C_R	The set of routing grid cells, which are occupied by one of more routes
$C_{R(E)}$	The set of cells which are occupied by routes in $R(E)$
$C'_{R(E)}$	The set of cells which are occupied by routes in $R'(E)$
\mathcal{D}	Finite set of directed edges in \mathcal{A}
$depth$	Depth in the mixing tree
$d_{\mathcal{G}}$	Deadline of the biochemical application graph \mathcal{G}
$D_{i,j}$	Directed edge in \mathcal{D} from vertex N_i to vertex N_j
$d(p)$	A detour in the routing grid path p
E	The subset of edges that change from the current solution G_G to the neighbor solution G'_G

\mathcal{E}	Finite set of edges in \mathcal{G}
$e_{i,j}$	Directed edge in \mathcal{E} from O_i to O_j
$e_{u,v}$	An edge in \mathcal{C} that represents a connection from exit point u , to entry point v
\mathcal{F}	Finite set of flow paths in \mathcal{A}
F_i	A flow path in \mathcal{F}
F_{i-j}	A flow path between two vertices N_i and N_j in \mathcal{N}
F_i^{ON}	Set of all Boolean input combinations, for which i th output evaluates to 1
F_i^{OFF}	Set of all Boolean input combinations, for which i th output evaluates to 0
F_i^{DC}	Set of all Boolean input combinations, for which i th output evaluates to “don’t care” (X)
\mathcal{FS}	Set of all possible fault scenarios in \mathcal{A} , under fault model \mathcal{J}
f	A fault scenario
$f(X)$	Boolean function for on-chip control
f_i	i th input fluid in the fluid mixture
$ft(f)$	Boolean variable that evaluates the connectivity of the architecture, under a fault scenario f
\mathcal{G}	Biochemical application graph model
$G_G(V_G, E_G)$	Grid graph, where V_G is the set of cells in the routing grid, and E_G is the set of edges defining adjacent cells
$\mathcal{G}_C(\mathcal{V}_C, \mathcal{E}_C)$	Coloring graph for pin-count minimization, where \mathcal{V}_C are the vertices and \mathcal{E}_C are the edges
H	Geometric dimensions of a component
$H(G_G)$	The neighborhood solutions of grid graph G_G
$Heater_i$	Heater component in the biochip architecture
$I_A(e_{uv}, e_{pq})$	Intersection function between routes e_{uv} and e_{pq}
$I(e)$	List of edges that intersect e
$I_R(c_i, c_j)$	Set of intersection cells between adjacent routing grid cells, c_i and c_j
In_i	Input port (reservoir) in the biochip architecture
\mathcal{J}	Fault model
\mathcal{K}	Finite set of routing constraints for \mathcal{A}
K_i	One of the routing constraints in \mathcal{K} , which is a finite set of flow paths that are mutually exclusive with the flow path $F_i \in \mathcal{F}$
\mathcal{L}	Component model library
$L(m)$	Set of all vertices of the subject tree corresponding to leaves of pattern trees for $m \in M(v)$
L_A	The approximated total length of the routes, found as the sum of the Manhattan lengths of all edges
L_M	Squared two-dimensional Manhattan distance
L_R	Total length of all routes in \mathcal{C}
$L_R(E)$	The total length of routes in $R(E)$

$L'_R(E)$	The total length of routes in $R'(E)$
\mathcal{M}	Finite set of components in an architecture
M_i	One of the components in \mathcal{M}
$M(v_i, v_j)$	Manhattan distance between v_i and v_j in the routing grid
$M(v)$	Set of all matching pattern trees in the Tree Covering Algorithm
$Mixer_i$	Mixer component in the biochip architecture
Met_i	Metering component in the biochip architecture
\mathcal{N}	Finite set of vertices in \mathcal{A}
$N(E)$	Number of intersections for edges E in solution G_G
$N'(E)$	Number of intersections for edges E in solution G'_G
N_A	Total number of intersections of channels
N_i	One of the vertices in \mathcal{N}
N_R	Total number of flow channel intersections
$N_R(E)$	The number of intersections that are removed when routes $R(E)$ are removed from G_G
$N'_R(E)$	The number of intersections that are introduced when the routes in $R'(E)$ are added to G'_G
\mathcal{O}	Finite set of vertices in \mathcal{G}
O_i	Operation in the application, one of the vertices in \mathcal{O}
$O_E(c)$	Overlap contribution for cell, c , in $C_{R(E)}$
Out_i	Output port in the biochip architecture
p	A path in the routing grid
\mathcal{P}	Set of operational phases of a component
P_R^2	Smallest power of two, greater than R
R	Total sum of desired mixing fluid ratios
$r(e)$	Set of cells for the route corresponding to connection e
$R(E)$	The set of routes corresponding to edges in E for solution G_G
Res_i	A reservoir in the biochip architecture
$R'(E)$	The set of routes corresponding to edges in E for solution G'_G
r_i	Mixing ratios specified in the biochemical application
\mathcal{R}_f	Flow channel routing
\mathcal{R}_c	Control channel routing
\mathcal{R}_e	Resource constraints for the allocation task
RL	Ready list of operations for scheduling
\mathcal{S}	Finite set of switches in the biochip architecture \mathcal{A}
S_A	The approximated total squared route length, found as the sum of the squares of the Manhattan lengths of all edges
S_i	One of the switches in \mathcal{S}
S_R	Total squared length of all routes in \mathcal{C}
$Storage_i$	Storage component in the biochip architecture
t	Type of fault

T	Temperature a parameter in the Simulated Annealing Algorithm; T_0 is the initial temperature and $T_{termination}$ is the termination temperature
$T(V_T, E_T)$	Subject tree used in the Tree Covering Algorithm
$t_{O_i}^{start}$	Start time of operation O_i
$t_{O_i}^{finish}$	Finish time of operation O_i
Q_i	Biochip control input signals used as input for the on-chip control circuits
u	Pattern graph for the Tree Matching Algorithm
\mathcal{U}	Allocation of architectural components
v	Subject graph for the Tree Matching Algorithm
v_i	A vertex in graph G_G that represents cell c_i in the routing grid
V_i	Function mapping integer variables in the Aqua code to integer values
V_f	Function mapping fluid variables in the Aqua code to operations in the application graph \mathcal{G}
\mathcal{VF}	Finite set of valve faults
$VF(N, w, t)$	Valve fault w in component N , of type t
v_{max}	Maximum number of valve faults that can occur in \mathcal{A} , during fabrication
V_R	The total overlap of flow channel intersection
$V'_R(E)$	Amount of overlap introduced from solution G_G to G'_G
w_i	Waste outlet in the biochip architecture
\mathcal{X}	Scheduling and fluid routing information
Y	One-dimensional Boolean space
\mathcal{Z}	Biochip architecture layer model for placement and routing
\mathcal{ZF}	Biochip architecture fault model
Z_i	Control signal Boolean value for valves, which is an output of an on-chip biochip control circuit
\mathcal{Z}_f	Placement of components in the flow layer
\mathcal{Z}_c	Placement of valves in the control layer
$\mathcal{Z}(c)$	Set of all occupants of a routing grid cell c
$\mathcal{Z}_R(c)$	Set of routes at routing grid cell c
$\mathcal{Z}_{\in R(E)}(c)$	The set of routes at cell c that are in $R(E)$
$\alpha(T)$	The temperature reduction function in the Simulated Annealing Algorithm
$\delta(f)$	Application completion time under a fault scenario f
$\delta_{\mathcal{G}}$	Completion time of application \mathcal{G}
Δ	Cost increase from previous solution to current solution, s the initial solution is denoted with s_0
Ψ	Implementation model
ΔV_R	Change in overlap among flow channels in the architecture

η	Control logic (valve actuation sequence)
ϕ	Mapping of the application (binding and scheduling) onto \mathcal{A}
θ_i	Set of available components for O_i
ρ_i	Rounding error for mixing
σ_E	Cumulative rounding error in fluid ratios for mixing
σ_R	Sum of rounding fluid ratios for mixing