

Analog Circuits and Signal Processing

Series Editors

Mohammed Ismail
The Ohio State University Dept. Electrical & Computer Engineering
Dublin
Ohio
USA

Mohamad Sawan
École Polytechnique de Montréal
Montreal
Québec
Canada

More information about this series at <http://www.springer.com/series/7381>

Nele Reynders • Wim Dehaene

Ultra-Low-Voltage Design of Energy-Efficient Digital Circuits

 Springer

Nele Reynders
ESAT-MICAS, KU Leuven
Heverlee, Belgium

Wim Dehaene
ESAT-MICAS, KU Leuven
Heverlee, Belgium

ISSN 1872-082X ISSN 2197-1854 (electronic)
Analog Circuits and Signal Processing
ISBN 978-3-319-16135-8 ISBN 978-3-319-16136-5 (eBook)
DOI 10.1007/978-3-319-16136-5

Library of Congress Control Number: 2015935431

Springer Cham Heidelberg New York Dordrecht London
© Springer International Publishing Switzerland 2015

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made.

Printed on acid-free paper

Springer International Publishing AG Switzerland is part of Springer Science+Business Media (www.springer.com)

Preface

These days the Internet of Things (IoT) is the big focus when conceiving digital systems. Given the billions of nodes that are ultimately projected for IoT, low energy signal processing is the holy grail. Ignoring the question whether or not the grail can actually be found, we thus embarked on a quest for a significant reduction of the energy consumption per digital operation. The first parameter that catches the eye when wishing to reduce energy is the power supply voltage. We all know that dynamic energy per operation is “cap-times- V_{dd} -square”. So the obvious conclusion is: let us reduce the power supply voltage as much as possible. That was the starting point of the design.

As always in research, it is not that simple: the square is only dynamic energy, at low voltages the robustness reduces considerably and so on. Where this research journey will end, is the subject of the book you are holding. However, we can already tell you that it was an exciting journey. Among others, transmission gate logic was reborn and general purpose technologies proved to be more low power than actual low power technologies. The temporary end of the quest, the result of one Ph.D., is described in this book. It consists of novel circuits with lower than state-of-the-art energy consumption, at least at the time of this writing. These circuits, ranging from a small adder to a complete JPEG encoder, are proven on silicon in different technologies. Our research results will give you the practical inspiration to design ultra-low-energy circuits based on the novel principles we describe. There is no fully automated design flow yet. That is for a next book.

We hope, dear reader, that after reading this book you will share our enthusiasm. We are convinced that we have set important steps toward true low energy design. We actually show that mismatch can be dealt with despite the sub-threshold exponential current regime. As such we can guarantee sub-threshold robustness at ultra-low supply voltage. Enjoy!

Heverlee, Belgium
January 2015

Nele Reynders
Wim Dehaene

Contents

1	Introduction	1
1.1	Supply Voltage Reduction: A Brief History	1
1.2	Reducing the Energy Consumption	3
1.2.1	Definitions	4
1.2.2	Minimizing the Energy Consumption	5
1.2.3	Energy-Delay Product	7
1.3	Ultra-Low-Voltage Digital Design	8
1.4	Applications	10
1.5	Current State-of-the-Art in Literature	10
1.6	Outline of This Work	15
	References	17
2	Sub-Threshold Operation: Theory and Challenges	19
2.1	Transistor Operation	20
2.1.1	Different Operating Regions	21
2.1.2	Threshold Voltage	24
2.1.3	Region of Interest	28
2.2	Challenges of Sub-Threshold Operation	29
2.2.1	Performance	29
2.2.2	Leakage	30
2.2.3	Variability	31
2.2.4	Temperature	34
2.3	Technology Scaling	35
2.3.1	Fundamental Limits	36
2.3.2	Impact of Scaling	40
2.3.3	Model Accuracy	41
2.4	Transistor Type	42
2.5	Conclusion	43
	References	43

3 Gate-Level Building Blocks	47
3.1 Circuit Topology Comparison	48
3.1.1 Standard CMOS Logic	48
3.1.2 Pseudo-nMOS Logic	60
3.1.3 Pass Transistor Logic	62
3.1.4 Transmission Gate Logic	64
3.1.5 Other Topologies	71
3.2 Chosen Circuit Topologies	75
3.2.1 Logic Gates	75
3.2.2 Inverter	76
3.3 Memory Elements	77
3.3.1 Latch	78
3.3.2 Flip-Flop	80
3.4 Sizing in Different Prototypes	80
3.5 Conclusion	80
References	81
4 Architectural Design	85
4.1 Theoretical Considerations	86
4.1.1 Energy Ratio	87
4.1.2 Total Energy Consumption	88
4.2 Cascading Logic Gates	92
4.2.1 Concept	92
4.2.2 Trade-Off	94
4.2.3 Differential TG Logic	96
4.2.4 Realization	98
4.3 Pipelining	98
4.3.1 Concept	98
4.3.2 Benefits and Drawbacks	99
4.3.3 Pipelining Schemes	100
4.3.4 Design Considerations	105
4.4 Design Methodology	107
4.4.1 Design	107
4.4.2 Layout	108
4.5 I/O Circuits	109
4.6 Conclusion	111
References	112
5 Datapath Blocks	113
5.1 Adder	114
5.1.1 Proof of Concept	114
5.1.2 Architecture	114
5.1.3 Ultra-Low-Voltage Design	114
5.1.4 Measurement Results	117
5.1.5 State-of-the-Art Comparison	119
5.1.6 Conclusion	120

- 5.2 Multiply-Accumulate Unit..... 120
 - 5.2.1 Proof of Concept..... 120
 - 5.2.2 Architecture 121
 - 5.2.3 Ultra-Low-Voltage Design 123
 - 5.2.4 Measurement Results 130
 - 5.2.5 State-of-the-Art Comparison 136
 - 5.2.6 Conclusion 137
- 5.3 Conclusion 138
- References 138
- 6 JPEG Encoder..... 141**
 - 6.1 Proof of Concept 142
 - 6.2 JPEG Encoding Algorithm 142
 - 6.3 Ultra-Low-Voltage Design..... 144
 - 6.4 Implementation..... 144
 - 6.4.1 Timing..... 144
 - 6.4.2 2D-DCT 146
 - 6.4.3 Quantization..... 148
 - 6.4.4 Zigzag Matrix and Huffman Encoder..... 149
 - 6.4.5 Lookup Tables 156
 - 6.5 Measurement Results 159
 - 6.6 State-of-the-Art Comparison 161
 - 6.7 Lookup Table Improvements 165
 - 6.8 Conclusion 169
 - References 169
- 7 Conclusion 171**
 - 7.1 General Conclusions 171
 - 7.2 State-of-the-Art Comparison 174
 - 7.3 Main Contributions 177
 - 7.4 Suggestions for Future Work 178
 - 7.4.1 Energy-Efficient SRAM 179
 - 7.4.2 Other Technologies 179
 - 7.4.3 Standard Digital Design Flow 179
 - 7.4.4 Inter-Die Variations 180
 - 7.4.5 Temperature-Dependence 180
 - 7.4.6 Efficient DC-DC Converter 180
 - Reference 180
- A Current State-of-the-Art in Literature 181**
 - References 184
- Index..... 189**

Abstract

Nowadays, energy-efficiency is becoming more and more a decisive parameter for digital systems, driven by the ever increasing number of portable applications. Mobile phones are an obvious example, but many other portable electronic devices are emerging which have less stringent speed requirements but even more critical energy requirements. Since their stand-alone time is dependent on the fixed available energy budget, research toward significant improvements in energy consumption per operation is paramount. Especially medical applications such as biomedical sensor nodes can benefit greatly from a drastically increased energy-efficiency.

By extremely reducing the supply voltage of digital CMOS circuits, their dynamic energy consumption decreases quadratically. Therefore, operating digital systems at ultra-low supply voltages can result in significant energy savings. However, ultra-low-voltage circuits pose many challenges as well. The current decreases exponentially, causing the delay to increase considerably. Hence, inherently, it is only possible to achieve low to moderate circuit performance. Circuits operating at such low supply voltages are much more sensitive to variations, which can severely compromise the yield. Moreover, the decreased current ratios pose a threat to reliable functionality of the circuits.

This book aims to design ultra-low-voltage digital circuits which are not only energy-efficient, but also provide answers to these various challenges. A focus is given toward designing variation-resilient circuits, as this is key to guarantee high yield. Additionally, operating frequencies of $n \times 10$ MHz are targeted to establish ultra-low-voltage systems as an attractive option for industrial applications.

To accomplish these various research aims, careful attention must be paid to all abstraction levels of digital design. Therefore, a complete design methodology is presented, which follows a bottom-up approach from transistor-level circuit design up to architecture-level recommendations. This ultra-low-voltage design strategy is generally applicable for all types of signal processing applications. This is demonstrated by four implemented prototypes: three datapath elements, i.e. a

logarithmic adder and two multiply accumulate units, and a full JPEG encoder in 90 nm and 40 nm CMOS technologies. These prototypes have successfully obtained the predefined research goals and have thereby succeeded to effectively validate the proposed design methodology.

Acronyms

BAN	Body area network
CDF	Cumulative distribution function
CEF	Constant electric field
CMOS	Complementary metal-oxide-semiconductor
CPL	Complementary pass transistor logic
CV	Constant voltage
DCT	Discrete cosine transform
DIBL	Drain-induced barrier lowering
DPG	Datapath generator
DSP	Digital signal processor
ECG	Electrocardiogram
ECRL	Efficient charge recovery logic
EDP	Energy-delay product
EOB	End-of-block
FBB	Forward body biasing
FFT	Fast fourier transform
FIR	Finite impulse response
FOM	Figure of merit
FSM	Finite state machine
HVT	High threshold voltage
INWE	Inverse narrow width effect
I/O	Input/output
JPEG	Joint photographic experts group
LVT	Low threshold voltage
MAC	Multiply-accumulate unit
MC	Monte carlo
MEP	Minimum-energy point

MSB	Most significant bit
NM	Noise margin
nMOS	n-channel MOS transistor
NOCG	Non-overlapping clock generator
PDF	Probability density function
PDN	Pull-down network
PDP	Power-delay product
PFAL	Positive feedback adiabatic logic
pMOS	p-channel MOS transistor
PTM	Predictive technology model
PUN	Pull-up network
RBB	Reverse body biasing
RFID	Radio-frequency identification
RSCE	Reverse short-channel effect
SAPTL	Sense amplifier-based pass transistor logic
SCE	Short-channel effect
SOI	Silicon-on-insulator
SRAM	Static random access memory
STSCCL	Sub-threshold source-coupled logic
SVT	Standard threshold voltage
TG	Transmission gate
VTC	Voltage transfer characteristic
ZRL	Zero runlength

Symbols

A_{V_T}	Pelgrom coefficient of the threshold voltage
C	Capacitance
C_D	Depletion layer capacitance
C_{ox}	Gate oxide capacitance per unit area
E_{dyn}	Dynamic energy
E_{stat}	Static energy
E_{tot}	Total energy
f_{clk}	Clock frequency
F_v	Variation factor
I_0	Transistor current when $V_{gs} = V_T$
I_{ds}	Drain-source current of a transistor
I_{leak}	Leakage current
I_{off}	Off-current of a transistor
I_{on}	On-current of a transistor
k	Boltzmann constant ($= 1.380650524 \cdot 10^{-23} \text{J/K}$)
K_i	Relative dielectric constant of a material i
L	Length of a transistor
n	Technology-dependent parameter
N_A	Doping concentration of the substrate
n_i	Intrinsic carrier concentration
$NM_{L/H}$	Low / high noise margin
P_{dyn}	Dynamic power
P_{stat}	Static power
P_{tot}	Total power
q	Electric charge of an electron ($= 1.602176565 \cdot 10^{-19} \text{C}$)

S_S	Sub-threshold slope
T	Absolute temperature
t_{clk}	Clock cycle
t_d	Gate delay
t_f	Fall time
t_{ox}	Oxide thickness
t_p	Propagation delay
t_{pHL}	High-to-low propagation delay
t_{pLH}	Low-to-high propagation delay
t_r	Rise time
V_{BB}	Body biasing voltage
V_{dd}	Supply voltage
$V_{\text{dd,MEP}}$	Supply voltage at which the MEP occurs
$V_{\text{dd,min}}$	Minimal supply voltage
$V_{\text{dd,nom}}$	Nominal supply voltage
V_{ds}	Drain-source voltage of a transistor
V_{dsat}	Saturation drain voltage of a transistor
V_{FB}	Flatband voltage
V_{gs}	Gate-source voltage of a transistor
V_{IH}	Minimum high input voltage of an inverter
V_{IL}	Maximum low input voltage of an inverter
V_{in}	Input voltage
V_{M}	Switching threshold voltage of an inverter
V_{OH}	Minimum high output voltage of an inverter
V_{OL}	Maximum low output voltage of an inverter
V_{out}	Output voltage
V_{sb}	Source-bulk voltage of a transistor
V_{ss}	Ground voltage
V_{T}	Threshold voltage of a transistor
V_{T0}	Threshold voltage for $V_{\text{sb}} = 0$
V_{th}	Thermal voltage
W	Width of a transistor
α	Activity factor
γ	Body effect coefficient
Δ	Delay
ϵ_0	Permittivity of free space ($= 8.854 \cdot 10^{-14}\text{F/cm}$)
ϵ_i	Permittivity of a material i
η	DIBL coefficient
λ	Channel length modulation coefficient

μ	Mobility of the charge carriers
μ_x	Mean value of x
σ_x	Standard deviation of x
ϕ_F	Fermi potential