***Programmable Logic
PLDs and FPGAs***

Programmable Logic

PLDs and FPGAs

R.C. Seals and G.F. Whapshott

*School of Engineering
University of Greenwich*

© R. C. Seals and G. F. Whapshott 1997

Softcover reprint of the hardcover 1st edition 1997

All rights reserved. No reproduction, copy or transmission of this publication may be made without written permission.

No paragraph of this publication may be reproduced, copied or transmitted save with written permission or in accordance with the provisions of the Copyright, Designs and Patents Act 1988, or under the terms of any licence permitting limited copying issued by the Copyright Licensing Agency, 90 Tottenham Court Road, London W1P 9HE.

Any person who does any unauthorised act in relation to this publication may be liable to criminal prosecution and civil claims for damages.

First published 1997 by
MACMILLAN PRESS LTD
Houndmills, Basingstoke, Hampshire RG21 6XS
and London
Companies and representatives
throughout the world

ISBN 978-1-349-14005-3 ISBN 978-1-349-14003-9 (eBook)
DOI 10.1007/978-1-349-14003-9

A catalogue record for this book is available
from the British Library.

This book is printed on paper suitable for recycling and
made from fully managed and sustained forest sources.

8	7	6	5	4	3	2	1
04	03	02	01	00	99	98	97

Contents

Preface	viii
1 Introduction to integrated circuits	1
1.1 What is programmable logic?	1
1.2 Semiconductor technologies	7
1.3 Packaging	12
1.4 The development environment	21
1.5 Case study: Selecting an FPGA development environment	30
1.6 Problems	33
1.7 Further reading	35
2 Programmable technologies	36
2.1 Creating passive circuit components	36
2.2 Active circuit components	38
2.3 Programmable circuit elements	46
2.4 Introduction to JTAG	54
2.5 The main producers	59
2.6 Problems	60
2.7 Further reading	61
3 Programmable logic devices	63
3.1 The basic architecture	63
3.2 Development software	68
3.3 Programming	71
3.4 Standardised file formats for programming PLDs	72
3.5 Designing test vectors	75
3.6 Problems	100
3.7 Further reading	101
4 Field programmable gate arrays (FPGAs)	102
4.1 The basic architectures	102
4.2 Development software	118
4.3 Programming	126
4.4 Exporting and importing of designs	129
4.5 Testing	132
4.6 Problems	135
4.7 Further reading	138

5	Benchmarking	140
5.1	The need for differentiation	140
5.2	Components	141
5.3	Additional features not otherwise benchmarked	145
5.4	Comparing development systems	150
5.5	Trends in benchmarking	154
5.6	Case study: Device selection	154
5.7	Problems	159
5.8	Further reading	161
6	Design examples using PLDs	162
6.1	Designing with programmable logic	162
6.2	Programming examples	163
6.3	MACHXL design examples	164
6.4	Logic gate	164
6.5	Full adder	166
6.6	Multiplier	170
6.7	Sequencer	174
6.8	Stepper motor controller	178
6.9	RISC design	181
6.10	Problems	187
6.11	Further reading	188
7	Design examples using FPGAs	189
7.1	A four-to-one multiplexer	189
7.2	A one-to-four demultiplexer	190
7.3	A 4-bit adder with 7 segment output decoder	191
7.4	A 4-bit counter	197
7.5	An 8-bit counter	200
7.6	Step motor controller with position feedback	202
7.7	Sine wave generator	205
7.8	An 8-bit RISC design	209
7.9	Problems	211
7.10	Further reading	212
8	Migration	213
8.1	Migration from discrete logic to PLDs	214
8.2	Migration from PLDs to FPGA devices	218
8.3	Migration to application specific integrated circuits (ASICs)	236
8.4	Good design practice for successful migration	239
8.5	Design for testability before and after migration	240
8.6	Simulation, test vectors and testing	241
8.7	Problems	242
8.8	Further reading	243

Appendix A MACHXL	244
A.1 MACHXL user's handbook	244
A.2 Logic specification	250
A.3 High level language constructs	254
A.4 STATE construct	258
A.5 The simulation section	261
A.6 A language reference summary	265
 Appendix B VHDL	 266
B.1 Introduction to VHDL	266
B.2 Data types and signals	267
B.3 Operators	274
B.4 Concurrent constructs	277
B.5 Constructing a complete VHDL program	278
B.6 High level language constructs	280
B.7 Processes and sequential statements	284
B.8 Clocked designs	284
B.9 Other constructs	285
B.10 A complete VHDL program	286
B.11 References	286
 Glossary	 287
Index	295

Preface

This book has been produced for those people who are interested in Programmable Logic Devices (PLD) and Field Programmable Gate Arrays (FPGA) and want to find out more about how they are constructed and produced, how their architectures differ and the various programming methodologies available for design. The aim of the book is to give a broad sweep of the topic to enable a full overview to be obtained, with in-depth analysis, case studies and examples at important strategic points. Each chapter includes a problems section and a list of further reading. The problems section will require the reader to expend considerable mental effort to complete; some questions may require additional reading to obtain satisfactory answers.

Indicative solutions to the end of chapter problems may be obtained from R.Seals@greenwich.ac.uk

The authors would like to thank Holly Richards for all her assistance with the preparation of the typescript.

R.C. Seals
G.F. Whapshott

School of Engineering
the University of Greenwich
London UK

Disclaimer

The use or discussion of any component, software program or development system anywhere within this book should not be taken to be an endorsement or criticism of that product. Discussion, case studies and examples are for illustration only and may not be appropriate for real-world use. The aim is to enable readers of this book to make informed decisions of their own, based on their own particular circumstances.

Readers may obtain the most up to date information on the products mentioned in this book by contacting the manufacturers directly.