

CMOS DATA CONVERTERS  
FOR COMMUNICATIONS

---

**THE KLUWER INTERNATIONAL SERIES  
IN ENGINEERING AND COMPUTER SCIENCE**

**ANALOG CIRCUITS AND SIGNAL PROCESSING**

*Consulting Editor: Mohammed Ismail. Ohio State University*

*Related Titles:*

**ANALOG SIGNAL GENERATION FOR BIST OF MIXED-SIGNAL  
INTEGRATED CIRCUITS**

G.W. Roberts, A.K. Lu

ISBN: 0-7923-9564-6

**INTEGRATED FIBER-OPTIC RECEIVERS**

A. Buchwald, K.W. Martin

ISBN: 0-7923-9549-2

**MODELING WITH AN ANALOG HARDWARE DESCRIPTION LANGUAGE**

H.A. Mantooth, M. Fiengenbaum

ISBN: 0-7923-9516-6

**LOW-VOLTAGE CMOS OPERATIONAL AMPLIFIERS: Theory, Design and  
Implementation**

S. Sakurai, M. Ismail

ISBN: 0-7923-9507-7

**ANALYSIS AND SYNTHESIS OF MOS TRANSLINEAR CIRCUITS**

R. Wiegierink

ISBN: 0-7923-9390-2

**COMPUTER-AIDED DESIGN OF ANALOG CIRCUITS AND SYSTEMS**

L.R. Carley, R.S. Gryurcsik

ISBN: 0-7923-9351-1

**HIGH-PERFORMANCE CMOS CONTINUOUS-TIME FILTERS**

J. Silva-Martínez, M. Steyaert, W. Sansen

ISBN: 0-7923-9339-2

**SYMBOLIC ANALYSIS OF ANALOG CIRCUITS: Techniques and Applications**

L.P. Huelsman, G.G. Gielen

ISBN: 0-7923-9324-4

**DESIGN OF LOW-VOLTAGE BIPOLAR OPERATIONAL AMPLIFIERS**

M.J. Fonderie, J.H. Huijsing

ISBN: 0-7923-9317-1

**STATISTICAL MODELING FOR COMPUTER-AIDED DESIGN OF MOS VLSI  
CIRCUITS**

C. Michael, M. Ismail

ISBN: 0-7923-9299-X

**SELECTIVE LINEAR-PHASE SWITCHED-CAPACITOR AND DIGITAL  
FILTERS**

H. Baher

ISBN: 0-7923-9298-1

**ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES**

B. Nauta

ISBN: 0-7923-9272-8

**ANALOG VLSI NETWORKS**

Y. Takefuji

ISBN: 0-7923-9273-6

# CMOS DATA CONVERTERS FOR COMMUNICATIONS

*by*

**Mikael Gustavsson**

*GlobeSpan, Inc.*

**J. Jacob Wikner**

*Ericsson Components AB*

and

**Nianxiong Nick Tan**

*GlobeSpan, Inc.*

KLUWER ACADEMIC PUBLISHERS  
NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

---

eBook ISBN: 0-306-47305-4  
Print ISBN: 0-792-37780-X

©2002 Kluwer Academic Publishers  
New York, Boston, Dordrecht, London, Moscow

All rights reserved

No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher

Created in the United States of America

Visit Kluwer Online at: <http://www.kluweronline.com>  
and Kluwer's eBookstore at: <http://www.ebooks.kluweronline.com>

*To the late Vanja Gustavsson  
Mikael Gustavsson*

*To Ulrica and my family  
J Jacob Wikner*

*To Regina and Diana  
N. Nick Tan*

---

# CONTENTS

Preface	xv
Abbreviations and Acronyms	xix
<b>1 CHARACTERIZATION OF DATA CONVERTERS</b>	<b>1</b>
1.1 Introduction	1
1.2 The Ideal Data Converter	1
1.3 Quantization	6
1.4 Static Performance	9
1.4.1 Differential Nonlinearity (DNL)	
1.4.2 Integral Nonlinearity (INL)	
1.4.3 Offset Error	
1.4.4 Gain Error	
1.4.5 Monotonicity	
1.5 Dynamic Performance	13
1.5.1 Settling Errors in DACs	
1.5.2 Glitches in DACs	
1.5.3 Clock Feedthrough (CFT) in DACs	
1.5.4 Sampling Time Uncertainty in DACs	
1.5.5 Dynamic Errors in ADCs	
1.6 Frequency Domain Measures	17
1.6.1 Signal-to-Noise Ratio (SNR)	
1.6.2 Spurious Free Dynamic Range (SFDR)	
1.6.3 Harmonic Distortion (HDk)	
1.6.4 Total Harmonic Distortion (THD)	
1.6.5 Signal-to-Noise and Distortion Ratio (SNDR)	
1.6.6 Effective Number Of Bits (ENOB)	
1.6.7 Peak SNDR	
1.6.8 Dynamic Range (DR)	
1.6.9 Effective Resolution Bandwidth (ERB)	
1.6.10 Intel-Modulation Distortion (IMD)	
1.6.11 SNR with Multi-Tone Input	
1.6.12 Multi-Tone Power Ratio (MTPR)	
1.7 Summary	25

<b>2</b>	<b>DATA CONVERTER REQUIREMENTS FOR COMMUNICATIONS</b>	27
2.1	Introduction	27
2.2	Line Coding and Modulation	28
2.2.1	Baseband Codes	
2.2.2	Passband Codes	
2.2.3	Excess Bandwidth	
2.3	Channel Capacity and Error Probability	33
2.3.1	Channel Capacity	
2.3.2	Error Probability	
2.4	Duplexing Method	38
2.5	Multi-Carrier Systems	40
2.6	Minimum Data Converter Requirements	41
2.6.1	DAC for Baseband	
2.6.2	DAC for Passband	
2.6.3	DAC for DMT	
2.6.4	ADC Requirements	
2.6.5	Influence of the Duplexing Methods	
2.7	Optimum Data Converters for ADSL	48
2.7.1	Optimum ADCs	
2.7.2	Optimum DACs	
2.8	ADC Requirements for Wideband Radio	55
2.8.1	IF Sampling	
2.8.2	ADC Requirements	
2.9	Summary	58
<b>3</b>	<b>OVERVIEW OF HIGH-SPEED A/D CONVERTER ARCHITECTURES</b>	61
3.1	Introduction	61
3.2	Sample-and-Hold (S/H) Circuits	61
3.2.1	Sampling-Time Uncertainty	
3.2.2	Thermal Noise	
3.2.3	Nonlinearity	
3.3	Flash Converters	64
3.3.1	Static Errors	
3.3.2	Dynamic Errors	
3.3.3	Signal Dependent Delay in Comparators	
3.3.4	Meta-Stability	
3.4	Semi-Flash Converters	67
3.4.1	Static Errors	
3.4.2	Dynamic Errors	
3.5	Folding and Interpolating Converters	70
3.6	Pipelined Converters	71
3.6.1	Static Errors	
3.6.2	Dynamic Errors	

- 3.7 Oversampling Sigma-Delta ADCs 72
- 3.8 Low Speed Converters 73
- 3.9 Time-Interleaved (Parallel) Converters 75
  - 3.9.1 Offset Errors
  - 3.9.2 Gain Errors
  - 3.9.3 Phase Skew Errors
- 3.10 Reported Performance 77
- 3.11 Summary 81
  
- 4 OVERVIEW OF D/A CONVERTER ARCHITECTURES 87**
  - 4.1 Introduction 87
  - 4.2 Nyquist-Rate D/A Converters 87
    - 4.2.1 Nyquist-Rate DACs
    - 4.2.2 Nyquist-Rate DACs with Oversampling
  - 4.3 Binary Weighted DAC Architecture 91
    - 4.3.1 Current-Steering DAC
    - 4.3.2 R-2R Ladder DAC
    - 4.3.3 Charge Redistribution DAC
  - 4.4 Thermometer Coded DAC Architecture 95
  - 4.5 Encoded DAC Architecture 96
  - 4.6 Hybrid DAC Architecture 98
  - 4.7 Low-Speed DAC Architecture 100
    - 4.7.1 Algorithmic DAC Architecture
    - 4.7.2 Switched-Current Algorithmic DAC
  - 4.8 Pipelined DAC Architecture 102
  - 4.9 Oversampling D/A Converter (OSDAC) 104
    - 4.9.1 Interpolator and Interpolation Filters
    - 4.9.2 Sigma-Delta Modulator
    - 4.9.3 M-bit DAC
    - 4.9.4 Continuous-Time Filter
  - 4.10 Special Improvement Techniques 114
    - 4.10.1 Dynamic Randomization and Element Matching
  - 4.11 DAC Comparison 119
  - 4.12 Summary 121
  
- 5 OVERVIEW OF CIRCUIT TECHNIQUES 125**
  - 5.1 Introduction 125
  - 5.2 Sample-and-Hold Circuits 125
  - 5.3 Switched-Current Techniques 126
    - 5.3.1 Mismatch
    - 5.3.2 Speed
    - 5.3.3 Transmission Errors
    - 5.3.4 Noise



5.3.5	Clock Feedthrough Errors	
5.3.6	Aperture Errors	
5.4	Switched-Capacitor Techniques	132
5.4.1	Mismatch	
5.4.2	Speed	
5.4.3	Transmission Errors	
5.4.4	Noise	
5.4.5	Aperture and Clock Feedthrough Errors	
5.5	Summary	137
<b>6</b>	<b>ANALOG FUNCTIONAL BLOCKS</b>	<b>139</b>
6.1	Introduction	139
6.2	The Multiplying DAC	139
6.3	MDACs in SI Pipelined ADCs	140
6.4	Performance Limitations in SI MDACs	143
6.4.1	Speed	
6.4.2	Residue Amplification	
6.4.3	Distributing Currents to Several Outputs	
6.4.4	Time-Interleaved Stage	
6.4.5	D/A Conversion	
6.4.6	Noise	
6.4.7	Dynamic Range	
6.5	Comparisons of SI MDACS	153
6.6	SC MDACs	156
6.6.1	Effect of Finite Opamp Gain and Parasitic Capacitors	
6.6.2	Speed	
6.7	Noise In SC MDACs	159
6.7.1	$kT/C$ Noise	
6.7.2	Thermal Noise in Opamp	
6.7.3	Input Referred Thermal Noise of SC Amplifier I	
6.7.4	Input Referred Thermal Noise of SC Amplifier II	
6.7.5	Thermal Noise in MDAC	
6.8	SI Integrator	165
6.8.1	Speed	
6.8.2	Noise	
6.9	SC Integrator	169
6.9.1	Speed	
6.9.2	Finite Opamp Gain	
6.9.3	Effect of Finite Bandwidth and Finite DC Gain	
6.9.4	Noise	
6.10	Summary	174

<b>7</b>	<b>BASIC ANALOG CIRCUIT DESIGN</b>	177
7.1	Introduction	177
7.2	Operational Amplifiers	177
7.2.1	Slew Rate vs. Unity-Gain Bandwidth	
7.2.2	Current-Mirror Based Opamp	
7.2.3	Folded-Cascode Opamp	
7.2.4	Telescopic Opamp	
7.2.5	Gain Boosting Technique	
7.2.6	Common-Mode Feedback	
7.3	Voltage Comparators	187
7.3.1	Amplifier-Type Comparator	
7.3.2	Latch-Type Comparator	
7.3.3	Metal Stability and Error Probability	
7.3.4	Offset Cancellation Techniques	
7.3.5	Circuit Example	
7.4	Current Comparators	197
7.5	Voltage and Current References	199
7.5.1	Voltage Reference Generation	
7.5.2	Current Reference Generation	
7.5.3	Reference Buffer	
7.6	Summary	202
<b>8</b>	<b>LOW-VOLTAGE ANALOG TECHNIQUES</b>	205
8.1	Introduction	205
8.2	Impact of Scaling	205
8.3	Low Voltage Opamps	206
8.3.1	Compensation Techniques	
8.3.2	Simulations	
8.3.3	Common-Mode Feedback	
8.4	Clock Voltage Doublers	220
8.4.1	High Voltage Generator	
8.4.2	Bootstrap Switching	
8.4.3	Level Conversion Circuit	
8.5	Switched Opamp Technique	224
8.6	Summary	226
<b>9</b>	<b>PIPELINED A/D CONVERTERS</b>	229
9.1	Introduction	229
9.2	The Pipelined Converter	229
9.2.1	Sub ADC	
9.2.2	Sub DAC	
9.2.3	Residue and S/H Amplifier	

9.2.4	Digital Output	
9.3	Digital Correction	235
9.3.1	Output Codes and Decoding	
9.3.2	Modified Converter	
9.4	Digital Calibration	242
9.4.1	Other Calibration Techniques	
9.5	Errors in Pipelined ADCs	245
9.5.1	ADC Errors	
9.5.2	S/H Amplifier Errors	
9.5.3	DAC Errors	
9.6	Impact of Non-Ideal SC Circuits	248
9.6.1	Finite Opamp Gain	
9.6.2	Noise	
9.6.3	Limited Bandwidth	
9.6.4	Limited Slew Rate	
9.6.5	Matching	
9.6.6	How to Choose Stage Resolution	
9.7	Summary	254
<b>10</b>	<b>TIME-INTERLEAVED A/D CONVERTERS</b>	<b>257</b>
10.1	Introduction	257
10.2	Principle of Time-Interleaved ADCs	257
10.3	Errors in Time-Interleaved ADCs	260
10.3.1	Offset Errors	
10.3.2	Gain Errors	
10.3.3	Phase Skew Errors	
10.4	Error Reduction Techniques	267
10.4.1	Two-Rank Sample-and-Hold	
10.4.2	Averaging	
10.4.3	Randomization	
10.4.4	Calibration	
10.4.5	Filter Banks	
10.5	Passive Sampling Technique	270
10.5.1	Sampling in SC Time-Interleaved ADCs	
10.5.2	Improved Passive Sampling Technique	
10.5.3	Effect of Parasitic Capacitors	
10.6	Realization of the Improved Sampling Technique	280
10.6.1	M-Channel S/H Circuit	
10.6.2	Opamp Sharing Technique	
10.7	Derivations	282
10.7.1	Output Spectrum	
10.7.2	Phase Skew Errors	
10.7.3	Gain Errors	
10.8	Summary	288

<b>11</b>	<b>OVERSAMPLING A/D CONVERTERS</b>	291
11.1	Introduction	291
11.2	Basics of Oversampling Sigma-Delta Converters	291
11.3	Oversampled Sigma-Delta Converters for High Signal Bandwidths	293
11.3.1	2-2 Fourth Order Cascaded Modulator	
11.3.2	Improved 2-2 Cascaded Modulator	
11.3.3	2-1-1 Cascaded Modulator	
11.3.4	Cascaded Modulator with Multi-Bit Quantizer	
11.4	SC Implementation	299
11.4.1	Integrator Modifications	
11.5	Non-Ideal Effects	303
11.5.1	Finite Opamp Gain	
11.5.2	Finite Bandwidth	
11.5.3	Non-linear Settling	
11.5.4	Capacitor Mismatch	
11.5.5	Gain Errors in Cascaded Modulators	
11.5.6	Thermal Noise	
11.5.7	Comparator Errors	
11.5.8	Non-linear Effects	
11.6	Design Example	311
11.7	Summary	319
<b>12</b>	<b>MODELING OF NYQUIST D/A CONVERTERS</b>	321
12.1	Introduction	321
12.2	Errors in Current-Steering DACs	322
12.2.1	Major Error Sources in Current-Steering DACs	
12.3	Output Resistance Variations	323
12.3.1	DNL and INL vs. output resistance	
12.3.2	SNDR vs. Output Resistance	
12.3.3	SFDR vs. Output Resistance	
12.3.4	Influence of Parasitic Resistance	
12.4	Current Source Mismatch	335
12.4.1	SNDR vs. Mismatch	
12.4.2	SFDR vs. Mismatch	
12.4.3	Impact of Correlated and Graded Matching Errors	
12.5	Influence of Circuit Noise	342
12.6	Influence of Dynamic Behavior	345
12.6.1	Settling Error	
12.6.2	Bit Skew and Glitches	
12.7	Summary	350

<b>13 IMPLEMENTATION OF CMOS CURRENT-STEERING D/A CONVERTERS</b>	<b>353</b>
13.1 Introduction	353
13.2 Current-Steering DAC Topologies	354
13.2.1 Array Structure	
13.2.2 Segmented Structures	
13.2.3 Current Cell Matrix Structures	
13.3 Practical Design Considerations	358
13.3.1 Implementation of Current Sources	
13.3.2 Current Switches	
13.3.3 Digital Circuits	
13.3.4 Current Source Calibration	
13.4 A CMOS Current-Steering DAC Chipset	366
13.4.1 Unit Current Sources and Source Array	
13.4.2 Current Switches	
13.4.3 Digital Circuits	
13.4.4 Chip Implementations	
13.5 Chipset Measurements	370
13.5.1 Measurement Results	
13.5.2 Conclusions and Comparison	
13.6 Summary	376

---

## PREFACE

*“In the telecommunication era, analog design is not just a matter of isolated self-satisfying circuit tweaking, it is above all a system planning.”*

Digital radio and high-speed internet access have created a great demand on high-performance data converters. The conventional view of data converters as numerical conversion blocks does not suffice for this kind of communication applications. From a communication system's perspective, the bit error rate (BER) requirement determines the signal-to-noise ratio (SNR) requirement for a given modulation and duplexing scheme. Therefore, when we design data converters for a communication system, frequency-domain measures such as the SNR are of great importance. In theory, any known distortion components in a transmit channel of a communication system can be corrected by measuring it through the use of a pilot signal or during the initialization phase. But in practice, it is difficult to predict the distortions due to the time-varying interference of adjacent channels in most communication systems. Therefore, the distortion and inter-modulation of data converters are of great importance as well. The use of discrete multi-tone (DMT) modulation for digital subscriber line (DSL) and the use of orthogonal frequency division multiplexing (OFDM) for wideband radio further complicate the data converter design in that even the single-tone frequency-domain measures do not suffice.

Most universities teach analog courses as circuit design courses with little interaction with communication or signal processing systems. Most analog designers can only design circuits specified by system engineers without much understanding of the system, and most system engineers have not much knowledge about analog imperfections. This combination usually results in non-optimal system solutions. If analog designers with the system knowledge participate in the system specification and system partitioning, we can really design the optimal system with judicious trade-offs between analog and digital, software and hardware. By realizing the industrial and educational need of analog designers with system knowledge, the Microelectronics Research Center of Ericsson started analog activities with close cooperations with Linköping University in 1995. One of the results is this book.

*CMOS data converters for communications* addresses analog design for communication systems. It distinguishes itself from other data converter books by emphasizing system-related aspects of data converter designs and frequency-domain performance of data converters. However, this is not a book written by system designers rather than by circuit designers. It therefore also covers circuit designs and implementations of

CMOS data converters, based on measured chips.

*CMOS data converters for communications* bridges the gap between the communication system requirements and the mixed signal design. It derives data converter requirements from the communication system specifications such as line codes, modulation schemes, and duplexing methods, etc. It also gives examples of relating asymmetrical DSL (ADSL) and wideband radio systems to the data converter requirements.

*CMOS data converters for communications* can be used as a reference book by analog circuit designers to understand the data converter requirements for communications. It can also be used by communication system designers to understand the difficulties of certain performance requirements on data converters. This book reflects the authors many year philosophy in both industrial practice and academic education. In the telecommunication era, analog design is not just a matter of isolated self-satisfying circuit tweaking, it is above all a system planning. To prepare analog students for the new challenge, this book can be an excellent resort.

This book consists of 13 chapters.

In chapter 1, we discuss the characterization of data converters with emphasis on frequency-domain measures. It also discusses the multi-tone power ratio (MTPR) measure for DMT or OFDM applications. It is shown that multi-carrier modulations usually have a higher dynamic range requirement on data converters due to the instantaneous summation of many carriers resulting in a large peak to average ratio (PAR).

In chapter 2, we first briefly discuss the fundamentals of digital communication systems and introduce the relevant terminologies such as bit error rate (BER), line codes, modulation schemes, and duplexing methods, etc. Then we derive the minimum data converter requirements as a function of the bit error rate, the line code, and the modulation. The influence of duplexing methods is discussed as well. By considering the transmit and receive power and the background noise/interference power, we also derive the optimum data converter requirements for ADSL and wideband radio systems.

Chapters 3 and 4 are devoted to the overview of data converter architectures. These two chapters cover the most data converter architectures and discuss their suitabilities for communications. Chapter 3 presents an overview of high-performance analog-to-digital converters (ADCs) while chapter 4 presents an overview of high-performance digital-to-analog converters (DACs).

Chapters 5~8 are devoted to analog circuits and circuit techniques before we discuss data converter designs and implementations.

Chapter 5 briefly compares the two existing circuit techniques, the switched-capacitor (SC) and switched-current (SI) technique. Although the SI technique offers the simplicity advantages among others, it is advised to use the SC technique for high-performance ADCs due to the higher dynamic range and lower distortion of SC circuits.

For most ADCs, sample-and-hold (S/H) amplifiers have a great impact on the frequency-domain performance such as the SNR and distortion, especially for sub-sampled

ADC systems where the signal frequency is beyond the Nyquist bandwidth determined by the sampling rate. S/H amplifiers are a special case of multiplying DACs used in pipelined ADCs and a special case of integrators used in oversampling ADCs. Chapter 6 discusses the design and characterization of these functional blocks such as multiplying DACs and integrators.

Chapter 7 discusses the circuit building blocks needed for data converters including operational amplifiers (opamps), comparators, and references, etc. It highlights how to design high-gain high-speed opamps and fast low-power comparators. It also covers common-mode feedback (CMFB) techniques and practical issues such as bandgap reference generation and reference buffering.

Chapter 8 is an extension of chapter 7, focusing on low-voltage building blocks in order to operate analog circuits at a supply voltage of 2.5 V or even lower. It includes low voltage (2.5 V) high-speed opamps, voltage doublers, and high-voltage generators, etc.

Chapters 9-11 deal with ADC designs and implementations.

Chapter 9 is devoted to pipelined ADCs, from architecture to design and implementation. It discusses different pipelining techniques, different coding techniques, digital correction techniques, and digital calibration techniques.

Chapter 10 is about how to increase the speed of ADCs by time-interleaving or parallelism. The major limitation of time-interleaved ADCs is the phase skews in the different channels which introduces distortion. A global S/H circuit at the input would eliminate this limitation but the speed and accuracy would be limited by the opamp used in the S/H circuit. Besides discussions on the conventional methods, it also presents a passive global sampling technique to increase the speed beyond the opamp limitation and reduce the phase skew distortion by 8-10 dB.

Chapter 11 covers oversampling ADCs. It discusses different trade-offs between single-stage and multi-stage architectures, between single-bit and multi-bit quantizers. A design example of a fourth-order oversampling ADC is also presented. It highlights the architecture selection as well as the SC design and implementation.

Chapter 12 discusses the modeling of Nyquist DACs for communications. Through this modeling, it is possible to relate the frequency-domain requirements to actual design parameters and therefore provide a guideline for circuit designers.

Chapter 13 presents the actual design and implementation of a current-steering DAC chipset, including high-speed (> 50 MHz) and ultra-low voltage (1.5 V) chips. Based on the discussed architecture and improved current source matching, it is demonstrated possible to deliver a spurious dynamic range (SFDR) over 75 dBc in standard digital CMOS process and achieve an SFDR over 65 dBc with a single 1.5-V supply.

This book is based on the analog research conducted at the Microelectronics Research Center of Ericsson and at the Linköping University. First we would like to thank Dr. Gunnar Björklund, director of the Microelectronics Research Center for initializing and supporting the analog activities at the research center. We would also like to thank



Prof. Lars Wanhammar for his ‘digital’ support of the analog activities in his group and for educating and helping us in different aspects of digital signal processing. We would like to thank many of our colleagues at Ericsson and at Linköping university for their contributions. Dr. Bengt Jonsson, Helge Stenström, and Dr. Svante Signell of Ericsson Radio Systems contributed significantly by working with us on ADC projects. We appreciate the help from Peter Petersson of Ericsson Radio System in measuring some of the DAC chips. The help from Pierre Dalheim-Lander, Niklas U. Andersson, and K. Ola Andersson in DAC implementations was very valuable. We thank Yonghong Gao of Royal Institute of Technology, Sweden, for the help in the design of oversampling DACs. We would like to acknowledge the invaluable discussions with Marc Delvoux of GlobeSpan, Inc., concerning general digital transmission techniques. We also would like to thank Anders Ihlström of GlobeSpan, Inc., for valuable discussions on oversampling ADC designs.

Last but not the least, we would like to thank our families for their love, patience, and support.

---

# ABBREVIATIONS AND ACRONYMS

2B1Q	Two Binary 1 Quaternary
$\Sigma\Delta$	Sigma-Delta
A/D	Analog to Digital
ADC	Analog-to-Digital Converter
ADSL	Asymmetrical digital subscriber line
AGC	Automatic Gain Control
ASK	Amplitude-Shift Keying
AWGN	Additive White Gaussian Noise
BER	Bit Error Rate
BP	Band pass
BPSK	Binary Phase-Shift Keying
CAP	Carrierless Amplitude Phase (modulation)
CFT	Clock Feedthrough
CNR	Carrier-to-Noise Ratio
CMFB	Common-Mode Feedback
D/A	Digital to Analog
DAC	Digital-to-Analog Converter
DEM	Dynamic Element Matching
DMT	Discrete Multi-Tone
DNL	Differential Non-Linearity
DR	Dynamic Range
DSL	Digital Subscriber Line
EC	Echo Cancellation
ENOB	Effective Number Of Bits
ERB	Effective Resolution Bandwidth
FDD	Frequency-Division Duplexing
FDM	Frequency-Division Multiplexing
FIR	Finite-length Impulse Response
FM	Frequency Modulation
FSK	Frequency-Shift Keying
GMSK	Gaussian Minimum-Shift Keying

GSM	Global System for Mobile Communication
HDSL	High data-rate Digital Subscriber Line
HDTV	High-Definition Television
HP	High Pass
IF	Intermediate Frequency
IIR	Infinite-length Impulse Response
IMD	Inter-Modulation Distortion
INL	Integral Non-Linearity
ISDN	Integrated Service Digital Network
LP	Low Pass
LSB	Least Significant Bit
MDAC	Multiplying Digital-to-Analog Converter
MSB	Most Significant Bit
MTPR	Multi-Tone Power Ratio
OFDM	Orthogonal Frequency Division Multiplexing
Opamp	Operational Amplifier
OSADC	Oversampling Analog-to-Digital Converter
OSDAC	Oversampling Digital-to-Analog Converter
PAM	Phase Amplitude Modulation
PAR	Peak-to-Average Ratio
PCM	Pulse Code Modulation
PGA	Programmable Gain Amplifier
PSD	Power Spectral Density
PSK	Phase-Shift Keying
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase-Shift Keying
RF	Radio Frequency
RSD	Redundant Signed Digit
S/H	Sample-and-Hold
SC	Switched Capacitor
SDD	Space-Division Duplexing
SFDR	Spurious-Free Dynamic Range
SFG	Signal Flow Graph
SI	Switched Current
SNR	Signal-to-Noise Ratio
SNDR	Signal-to-Noise-and-Distortion Ratio
SR	Slew Rate
TDD	Time-Division Duplexing

TDM	Time-Division Multiplexing
THD	Total Harmonic Distortion
VDSL	Very high data-rate Digital Subscriber Line
XDSL	all/any digital subscriber line