

# Index

2N-2N2P, 318, 319  
2N-2N2P  
    advantages of, 316

## A

Accumulation mode 50  
Active region 49  
Adiabatic logic circuit, 304, 313, 317, 318  
Adoptive voltage scaling, 2, 15, 176–178, 183,  
    192, 196, 318  
Allocation 193  
Average power 10

## B

Band-to-band tunneling current, 160  
Battery  
    technologies, 324  
    overview of, 326  
Battery-driven systems, 1, 9, 142, 287, 324,  
    328, 335  
BiCMOS inverter, 97, 98  
Body bias control 16  
Body effect, 31, 57, 58, 163, 266, 268  
Bubble pushing 243  
Buffer sizing, 98  
Bus encoding, 214, 220, 221

## C

Charge inversion 44  
Channel length modulation  
    coefficient, 59  
    effect, 35, 58  
Channel punch through effect, 14, 36, 158  
Charge leakage  
    problem, 125, 126, 241  
Charge sharing problem, 121, 126, 127, 240  
Clock gating, 15, 214, 226, 227, 324, 231, 262  
    circuits, 227, 228, 230

Clock skew, 122, 127, 129  
Clustering 345, 346  
Code hoisting, 361  
Code motion See Loop—invariant  
    computation, 356  
Common sub-expression elimination, 189, 363  
Complementary pass-transistor logic (CPL),  
    109–111, 242  
Constant field scaling, 89, 178  
Constant voltage scaling, 89, 181  
Cut-off region 50

## D

Dead-code elimination, 189  
Depletion mode 44, 45, 50  
Deposition, 24, 43  
Diffusion, 20, 23, 24, 28, 38, 43, 44, 47, 86,  
    92, 332  
Directed acyclic graph (DAG) 189  
Domino CMOS, 128, 135  
    circuits, 128, 129  
Double pass-transistor logic (DPL), 110, 111,  
    242  
Drain induced barrier lowering (DIBL), 35,  
    40, 162, 268  
DTCMOS 16  
Dual-Vt Assignment 287  
Dynamic voltage scaling (DVS), 342, 343,  
    345

## E

Efficient Charge Recovery Logic (ECRL),  
    314–318  
Energy consumption, 142, 201, 210, 304, 312,  
    318, 319, 337, 339, 343, 345, 372  
Energy density, 324, 326, 328, 329  
Enhancement mode 44  
Evaluation phase 124

**F**

Fabrication steps, 19  
 nMOS, 24, 26  
 Fan-in, 113, 117, 292  
 Fan-out, 73, 113, 129  
 Feature size scaling  
 device, 15, 178  
 FinFET, 40  
 Field oxide 21  
 Fluid model, 43, 45, 46, 49, 50  
 Flooding 346

**G**

Gate induced drain leakage, 14, 158  
 Gate leakage, 14, 36, 176  
 Gate oxide 21  
 Gate oxide tunneling, 168  
 Glitches 123, 157, 238  
 Glitching power, 10, 176  
 dissipation, 13, 143, 157  
 minimization, 237, 238  
 Guard ring, 33  
 use of, 33

**H**

Hardware-software co-design, 214, 215  
 High-K dielectric, 37  
 Holding current 33  
 Holding voltage 33  
 Hot-carrier injection, 143

**I**

Inlining, 359  
 small functions, 360, 361  
 Input vector control 16  
 Inversion layer 48  
 Inversion mode 50  
 Inverter ratio, 68, 81, 82, 104, 121  
 Inverter threshold voltage 68, 69  
 Ion implantation, 21, 23, 26, 28, 38  
 Isolation cell 280

**J**

Junction leakage, 14

**L**

Latch-up problem, 20, 26  
 and its prevention, 31, 33  
 Lightly doped drain structure, 183  
 Loop  
 fusion, 368, 369  
 invariant computation, 363  
 peeling, 368, 369

permutation, 367  
 tiling, 366  
 unrolling, 189, 191, 358, 359, 363–365  
 unswitching, 370

**M**

Mask generation, 21, 22  
 Medium access control 345  
 Memory effect 331  
 Moore's Law, 3, 5, 36  
 MOS dynamic circuits, 120  
 Multi-level voltage scaling (MVS), 177, 192,  
 193, 194  
 challenges in, 194  
 Multi-threshold voltage CMOS (MTCMOS),  
 16, 263, 270, 272, 286

**N**

Narrow width effect, 165  
 Noise-margin, 70, 82, 318  
 Non-saturated region 50  
 NORA CMOS, 128, 241  
 n-MOS transistor 44  
 n-well process, 26, 28, 30, 31  
 Noise margin 70

**O**

Oxidation, 21, 24, 332  
 Over glassing 26

**P**

Pass transistor 60  
 P-MOS transistor 44  
 Pass-transistor logic, 104, 105, 107, 112  
 Peak power 10  
 Pinch-off point 59  
 Photolithography, 22, 23  
 Polysilicon 43  
 Positive Feedback Adiabatic Logic (PFAL),  
 315, 316, 318  
 Power-aware software, 356, 371  
 Power density, 1, 181, 182, 7  
 Power dissipation, 1, 2, 7, 8, 11, 13–15, 78, 79  
 sources of, 9, 10  
 Power gating, 2, 263, 272, 275, 277, 324  
 controller, 282  
 issues, 273, 274  
 Powerless 123  
 Pre-charge logic, 123  
 Precharge phase 124  
 Prefetch distance 371, 376  
 Pulsed power supply 304, 308, 309  
 Pull-down device 67

Pull-up device 67  
 Pseudo-nMOS 75, 120  
 P-well process, 30  
  
**R**  
 Ratioless 74  
 Recovery effect 331  
 Refreshing 121  
 Reverse biased junction current, 160  
 Ring oscillator, 89, 90  
 Routing 345  
 Run-time leakage 263  
  
**S**  
 Scaling factor 178  
 Scheduling 193  
 Shannon's expansion theorem 106  
 Short-channel effect (SCEs), 34, 40, 182  
 Short circuit power, 12, 143, 145, 146, 171, 278  
 Silicon-on-insulator (SOI), 19, 26, 37, 266  
 Sneak path 105  
 Software prefetching, 356, 371, 380  
 Strength reduction, 367  
 Sub-threshold leakage, 14, 36, 97, 126, 182, 262, 266, 287  
 Super buffer, 94–96  
 Supply voltage scaling, 15, 176, 183, 317, 324, 343  
 State locus 233  
 Swing-restored pass transistor logic (SRPL), 109, 110, 242  
 Switching activity, 11, 15, 149–151, 214, 222, 358

Switching characteristic, 68, 75, 86, 87, 104, 117  
 Substrate sensitivity 164  
 Sunthreshold logic 209  
 Switching power, 10–12, 143, 192, 272, 342  
   dissipation, 147–149, 171, 195, 200, 201

**T**  
 Task scheduling, 336  
 Threshold voltage, 12, 14, 15, 35, 48, 54, 56, 57, 75, 89, 111, 126, 146, 162, 163, 199, 262, 293  
 Transfer characteristics, 68  
 Transconductance, 56, 57  
 Transmission gate, 60, 61, 104, 238, 306  
 Twin-tub process, 30  
 Two-phase clock, 121

**U**  
 Unipolar, 45

**V**  
 Variable-threshold voltage CMOS (VTCMOS), 262, 266  
 Vth-hopping, 299  
 Vth roll off, 165, 265

**W**  
 Wafer fabrication, 20, 22  
 Wireless sensor network 340