

Index

0-9

2 + 2 + 2, 42, 44, 46
2.5/3D design, 1, 2, 5, 6, 151, 163, 164

A

Active layer bonding, 5, 8
Aspect ratio, 39, 52
Assembly, 5, 6, 12, 15, 18, 23, 33–35, 45, 53,
113, 132, 151

B

BGA, 2, 4, 6, 12, 35–37, 39, 40, 45, 50, 55, 57,
58, 62–64, 73–77, 82, 87, 88, 90–92,
97, 101, 110, 111, 113, 114, 120, 121,
125–127, 133–136, 141, 147, 149, 151,
154, 156–160, 165, 167, 169
Ball Grid Array (BGA) pattern, 134, 136, 151
Bondfinger, 63, 75
Bond pad opening, 13, 18–20
Buffer, 2, 147, 148, 151, 153, 157–159, 163,
166, 167
Build up, 42, 46
Bump pattern, 27, 32, 33, 39, 50, 90, 92, 95,
97–100, 111, 114, 120, 147, 149, 151,
153, 156–158, 167, 169
Bump pitch, 2, 5, 27, 28, 33, 35, 39, 40, 50, 52,
110, 120, 121

C

C4 bumps, 57
Chiplet, 56
Co-design, 2, 14, 27, 50, 113, 114, 147, 151,
153
Connectivity, 2, 4, 5, 12, 57, 58, 61, 73, 92,
113, 120, 125, 134, 147, 151, 153, 158,
163, 169
Constraint, 55, 58, 60, 82, 98, 153
Copper pillar, 12
Core, 1, 6, 19, 33, 42–45, 47, 48, 64, 91, 121

D

Damascene, 52
Deep learning, 6
Design, 2, 6, 12, 13, 15, 17–19, 21, 23, 24, 27,
28, 31, 34–36, 39, 41, 44–47, 49,
52–55, 57, 58, 61–64, 68, 76, 77, 82,
86–88, 90, 91, 95, 97–99, 110, 111,
113, 114, 121, 122, 125, 147, 149, 151,
153, 163, 164
Device, 1–3, 5, 6, 8, 9, 12–15, 17–19, 21–25,
27, 28, 30–34, 39, 40, 48–50, 64, 68, 73,
88, 104, 113, 114, 121, 125, 147, 151,
153, 154, 163, 164, 169
Die, 2, 4–6, 15, 21–25, 28, 30, 31, 33–35, 56,
58, 61–64, 71–75, 82, 88, 90–92,
95–101, 105, 107, 109–111, 114,
120–122, 125, 133–137, 147–151, 153,
154, 156–160, 163, 165, 167, 172
Die design, 53, 57, 147
Die flag, 24
Differential, 31, 49, 58, 162
Drill, 41, 42, 45, 46
DXF, 53, 62

E

EDA tool, 2, 23, 62
Electrical, 31, 39, 55, 58, 61, 63, 91, 164
Embedded, 1, 3, 48
Electroless Nickel Electroless Palladium
Immersion Gold (ENEPIG), 35
Electroless Nickel Immersion Gold (ENIG), 35

F

Flex, 40
Flip chip, 6, 8–13, 27, 28, 33–36, 39, 40,
43–45, 48, 52, 90–92, 95–97, 99, 110,
111, 113, 114, 151, 152, 165
Floorplan, 147
Forward bonding, 13

G

GERBER, 53, 62, 82, 99
Glass interposer, 40

H

High Bandwidth Memory (HBM), 6
Heterogeneous, 1, 6
Heterogeneous integration, 2, 151, 163

I

IC design, 15, 57, 166
Immersion Tin (IT), 35
Impedance, 48, 49, 62, 91
In-line, 15, 16, 19–21, 24
Integration, 1, 2, 5, 151, 164
Integrity, 13, 14, 17, 27, 28, 30, 44, 45, 47, 49, 58, 61, 62, 64, 73, 77, 90, 98, 113, 149–151
Interconnect, 1, 2, 6, 147, 151
Interposer manufacturing, 50
I/O buffer cell, 2, 147
I/O cell placement, 56, 147, 151
IP chiplet, 1, 6

L

Laminate, 40–45, 62, 151
Layout, 15–18, 22, 24, 147
Lef/Def, 56
Library, 54, 55, 57
Logic, 1, 2, 4, 6, 55, 57, 151, 154, 155, 163, 165, 167, 169, 172
Logic partitioning, 2, 151, 154, 163
Low Voltage Differential Signals (LVDS), 31, 32

M

Machine learning, 5, 6
Mask, 35, 36
Multi-Chip-Module (MCM) package, 114, 132, 136, 141
Memory, 5, 17, 49, 50, 151, 153–155, 165, 167
Methodology, 2, 6, 14, 27, 54, 113, 147, 151, 153, 164, 166
Micro ball, 75, 135
Microstrip, 48, 49, 91
Mixed-signals, 2, 163
Modular integration, 1, 2, 5, 8
Mold, 12

O

Optimization, 2, 6, 113, 134, 147, 151–158, 160, 162, 165–170
Organic, 2, 4, 35, 39, 40, 50, 151, 165

Organic Solderability Preservatives (OSP), 35

P

Package, 2, 7–13, 27, 34, 37, 39, 45, 50, 53, 56, 61, 73, 76, 77, 82, 83, 88, 90, 99, 110, 111, 113, 114, 120, 121, 125, 136, 141, 147, 149, 151–154, 156–160, 164–166, 169
Package substrate design, 15, 53, 54, 58, 114, 120, 147
Packaging, 1, 5, 6, 8, 12, 13, 27, 39–41, 43, 44, 48, 53, 113, 163, 165
Pad pitch, 5, 8, 13, 15, 18, 21–23, 39
Partition, 5, 151, 155
Pathfinding, 2, 5, 50, 58, 113, 114, 134, 147, 151–154, 163–166, 169
Pattern, 2, 4, 6, 15, 33, 39, 44–47, 50, 52, 58, 75, 92, 113, 121, 133, 134, 147, 149, 153, 154, 156, 158, 159, 167
Printed Circuit Board (PCB), 6, 10, 74, 113, 114, 125, 132, 151, 154
Physical, 33, 55, 57, 58, 60, 61, 113, 147, 163
Power, 1, 2, 13–15, 17, 19, 21, 24, 27–31, 33, 44, 45, 47–49, 58, 61–64, 68, 72–77, 82, 85, 88, 90, 92, 97, 98, 105, 107–110, 113, 125, 134, 147, 149–151, 154
PTH via, 41, 43, 44, 62, 63, 76, 82, 91, 98

R

Redistribution Layer (RDL), 52, 56, 149, 150
Reverse bonding, 13
Ring, 13, 19, 21, 24, 25, 64, 72, 147, 148, 151
Routing, 4, 5, 13, 14, 27, 28, 30, 31, 33, 39, 40, 44–50, 53, 58, 62, 74, 75, 90, 92, 95, 97, 99, 100, 113, 134, 147, 149
Rules, 6, 12, 15–17, 19, 44, 53–55, 58, 63, 64, 91, 125

S

Semiconductor, 1, 2, 39
Signal, 13, 14, 27–30, 33, 44, 45, 47–50, 58, 61, 62, 68, 73–77, 88, 90, 91, 97, 98, 104, 110, 113, 125, 133, 134, 147, 149–151, 163
Signal integrity, 13, 17, 52, 58
Silicon interposer, 2, 4, 6, 40, 52, 56, 151, 153, 155, 159
System-on-Chip (SOC), 1, 2, 151, 163
Solder ball, 166
Solder mask, 19, 20, 24, 34–37, 48
SOP, 35, 36
Stack up, 62, 91
Staggered, 15, 17, 18, 22, 46, 48, 88, 97, 111

- Stripline, 48, 49, 133
- Substrate, 2, 4, 6, 9, 13, 14, 17–19, 21–34, 36, 37, 39–50, 53–58, 62–64, 71, 73–77, 87, 88, 90–92, 96–99, 101, 110, 111, 113, 125–127, 134, 147, 149, 151, 153, 164, 166
- Surface finish, 34, 35
- System, 1, 2, 27, 33, 39, 58, 113, 134, 147, 151, 153, 154, 162, 163, 165, 166, 169
- System design, 113, 152, 153, 163, 165

- T**
- Test, 54
- Thermal simulation, 53
- Through Holes, 41
- TSV, 52, 56

- U**
- Under Bump Metallization (UBM), 52

- Underfill, 33

- V**
- Vdd, 21, 64
- Verification, 23, 53, 61
- Via, 29, 30, 41–46, 50, 52, 54, 56, 62, 63, 76, 91, 97, 98, 105, 107, 109, 147
- Vss, 21

- W**
- Wafer stacking, 8
- Wide I/O, 151, 154, 165, 167
- Wirebond, 6, 8–13, 62, 63, 68, 71, 72, 87, 88, 90, 111
- Wire diameter, 13, 18–23
- Wire loop, 18, 21–23