

# Index

## A

Add Shift Register, 98  
Aggregation of the rules, 28  
AI Scan Rate, 100  
Analog Input, 129  
Analog Level Trigger, 129  
ANFIS, 57  
Artificial intelligence, 36

## B

The BeagleBone Black, 66  
Bisector, 23  
Bit stream file, 76  
Boolean logic, 14  
The boundaries, 16  
Brushed DC motors, 106  
Butterworth Filter, 122

## C

Calculate the Inferred, 169  
Center Average defuzzifier, 24  
Center Of Sums, 24  
Centroid, 23, 45  
Characteristic Function, 13  
Cluster, 200  
CNC micromachine, 211  
Compact linguistic expressions, 219  
Compact Vision System, 79  
CompactRIO, 71  
Control systems, 80  
The core, 16  
Crisp function, 29  
Crisp set, 13  
Crisp value, 30  
Cross-coupling controllers, 215  
C Series industrial I/O modules, 78  
C Series modules, 79  
Cutting process, 217

## D

DAQ device, 74  
DC motor, 78  
DC Servomotor, 148  
Defuzzification, 12, 23, 29, 30  
Degrees of membership, 13  
Digital signal processor, 7  
Discrete, 39  
DMA, 133

## E

Electric wheelchair, 203  
Embedded processor, 86  
Embedded representation, 40  
Error, 191  
Experimental results, 64  
Extension principle, 20

## F

FALSE Boolean Constant, 99  
FeedBack, 190  
Feedback controllers (P, PI, PID, state-feedback), 215  
Feedback Node, 108  
Feed-forward controllers (ZPECT, IKF), 215  
Field programmable gate array (FPGA), 6, 9, 71  
Firing strengths, 169  
Footprint of uncertainty (FOU), 39, 206  
For Loop, 109  
FPGA-based look up table, 117  
FPGA chip, 77  
FPGA fuzzy logic program, 166  
FPGA I/O Node, 99  
FPGA resources, 76  
Functional block, 200  
Fuzzification, 12, 26, 30  
Fuzzifier, 30

Fuzzy c-means (FCM), 4  
 Fuzzy constants, 22  
 Fuzzy inference, 25  
 Fuzzy logic algorithm, 219  
 Fuzzy logic control, 10  
 Fuzzy logic controller, 8, 57  
 Fuzzy logic controller type 2, 62  
 Fuzzy logic sets, 36  
 Fuzzy Logic Toolkit, 159  
 Fuzzy microcontroller, 7  
 Fuzzy notions, 22  
 Fuzzy properties, 22  
 Fuzzy proposition, 11, 22  
 Fuzzy region, 29  
 Fuzzy set, 11, 13  
 Fuzzy terms, 22

**G**

Gaussian MF, 18

**H**

Hardware circuitry, 71  
 H-bridge driver, 78  
 Height, 24  
 High-quality products, 211  
 Human decision, 13

**I**

IEEE 1394, 80  
 Inductive reasoning, 18  
 Inference, 18, 49  
 Integral of Squared Error, 225  
 Integral of the Absolute value, 225  
 Intersection, 19  
 Intersection operators, 19  
 Interval or Crisp MF, 18  
 Interval type 2 fuzzy logic, 36  
 Intuition, 18  
 I/O channels, 78

**K**

Karnik–Mendel Algorithm, 46, 181  
 Key function, 75

**L**

LabVIEW, 74, 81  
 LabVIEW 8.20 Real-Time Project, 83  
 LabVIEW FPGA, 97  
 LabVIEW FPGA applications, 106  
 LabVIEW FPGA module, 75, 157  
 LabVIEW FPGA subVIs, 104  
 LabVIEW Real-Time, 78  
 Large Arrays or Clusters, 132  
 Latched Analog Input, 129

Linear controllers, 211  
 Linguistic Rule, 11  
 Linguistic Variable, 11, 58, 190  
 Lofty Zadeh, 10  
 Loop Rate, 109  
 Loop Timer function, 97

**M**

Mamdani, Ebrahim, 10, 25, 26, 29  
 Mamdani Inference Model, 26  
 Mathematical operations, 219  
 Max t-conorm, 42  
 Mean of Maximum, 23  
 Membership function, 13, 14, 33  
 Micro-manufacturing, 50  
 Mim- max inference, 27  
 Minimum intersection, 200  
 Min-max, 30  
 Min t norm, 41  
 Motor current, 78

**N**

Neural networks, 56  
 NI 9505 motor drive module, 114  
 NI R Series, 78  
 Nie-Tan method, 147  
 Noise, 66  
 Noise response, 204  
 Non-Iterative KM Algorithm, 181  
 Notch Filter, 122

**O**

Over Threshold, 99

**P**

Perform digital filtering, 74  
 PID, 122  
 PID Clock, 128  
 Polynomials, 184  
 Position controller's performance, 219  
 Product t-norm, 42  
 Proportional-integral-derivative, 73  
 Proportional-integral (PI) controllers, 217  
 Pulse width modulation, 80, 113  
 PXI/CompactPCI, 78

**Q**

Quadrators, 54  
 Quotient and Remainder, 132

**R**

Rank ordering, 18  
 Rational Resampler, 122  
 Representation, 39

Rising Edge Trigger, 128  
Rotate 1D Array, 132  
Rule base, 49  
Rules evaluation, 27  
The rules process, 171

**S**

Sample Clock, 128  
Scale by Power of 2, 131  
Set, 12  
Shift Register, 99  
Single board computer, 79  
Single centroid, 142  
Single cycle, 73  
Single cycle timed loops, 106  
Singleton MF, 18  
SLICE, 103, 104  
Sliding mode control, 8  
Spline Engine, 94  
S-Shape, 159  
S-Shape MF, 17  
Sugeno, 25, 29  
Sugeno inference, 29  
Sugeno type fuzzy, 8  
Supervision systems, 139  
The support, 16  
Surface, 61

**T**

Takagi Sugeno, 36  
Target FPGA, 192  
Tick Count, 109  
T-conorm, 41  
T-CoNorms, 20  
T1 fuzzy, 166  
T2 fuzzy, 166  
Timed Loop, 98  
T1 Mamdani model, 180  
T2 Mamdani model, 181  
Transient parameters, 225  
Trapezoidal, 159

Trapezoidal MF, 17  
Triangular, 159  
Triangular MF, 16  
TSK inference model, 35  
Type-1 and Type-2 FLS, 1  
Type-2 FNN controller, 2  
Type 2 fuzzy, 37  
Type-2 fuzzy processor, 9  
Type 2 fuzzy set, 37  
Type reduction, 44  
Type-Reduction, 181

**U**

Ultrasonic sensors, 196  
Uncertainties, 140  
Union, 19  
Unnormalized MF, 161  
Unsigned 8-bit fixed point, 161  
Utilities, 206

**V**

Vertical-slice, 43  
VHDL code, 76

**W**

The Wheelchair, 196  
With low latency, 152  
Worst-case execution time, 152

**X**

Xilinx ISE compiler, 76, 102

**Y**

Yoram Koren, 215

**Z**

Zadeh, 36  
Zero order, 29  
Z-Shape, 159  
Z-Shape MF, 17