

Index

A

- ABCD parameters 97, 99
- Accumulation 126
- Active
 - circuitry 136
 - devices 8, 18, 23
- Adiabatic
 - TSV 155–157, 159, 160
 - adiabatic architecture for 3D integration 157, 159, 160
 - adiabatic theory 155–157
- Air-Gap
 - based coaxial TSV 149, 150
 - and conventional circular TSV, performance comparison 149, 150
- Alignment
 - TSV fabrication process 167
- Analysis
 - dimensional analysis theory 59, 60
 - of coupling capacitance 133, 135, 136, 138, 140
 - between TSVs and active devices in 3D-ICs 136, 138, 140
 - between TSVs and metal interconnects in 3D-ICs 133, 135
 - TSV-based spiral inductor 109
 - wireless TSV 120
- Applications 3, 17, 50, 95, 99
 - circuit 111
 - for TSV-based 3D 169
- Architectures
 - More Moore 4–6
 - FinFET 4, 5
 - SOI 4
 - Twin-Well 6
- Arrangements
 - TSV 61, 96, 97

B

- Bandpass filter 104
 - TSV-based 126
- Beyond CMOS 1, 3
 - biological computer 12
 - DNA-based 12
 - molecular computer 11, 12
 - CNT-based 11, 12
- Biological Computer See under Beyond CMOS 1
- Body contact 28, 39, 49, 72, 80, 90, 91, 173
- Bonding 18, 37, 38, 49, 164, 165, 167
- Bulk 4, 141, 168

C

- CAD tools 27, 29, 173
- Capacitance 4, 8, 19, 26, 28, 36, 49, 54, 57, 60, 62, 68, 70, 72, 76, 77, 80, 85, 90, 146, 150, 154, 156, 158, 173, 175
- Cascaded 49, 90
- Chaining 97
- Circuit performance 5, 50, 85, 87, 93, 173
- Circuit solver 95
- Circular 23, 26, 50, 142, 150, 161, 175
- Clock distribution 44
- Closed form 14, 56, 57, 60, 77, 80, 85, 86, 92, 93, 95, 99, 103, 108, 111, 114, 116, 119, 122, 124, 135, 174
- CMOS 1, 10, 18, 133, 138, 141, 156–158, 160, 161, 173, 175
- Coaxial 26, 149, 150, 161, 175
- Communication distance 118, 121, 124
- Conventional 28, 37, 99, 103, 108, 125, 126, 129, 150, 153, 156–158, 161, 174, 175

- Converter
 - adiabatic to CMOS 159
 - CMOS to adiabatic 157, 159
 - DC-DC 104
- Coupling coefficient 62, 77, 103, 119–121, 125, 128, 174
- Cross talk 90
- Crosstalk 39, 65
- Curve fitting 59–61, 96, 115, 122

- D**
- Deep trench isolation (DTI) 140
- Depletion 6, 50, 54, 55, 57, 58, 74, 76, 77
- Device simulation 85, 91, 92, 174
- Dimensional analysis 49, 51, 59–61, 66, 71, 80, 173

- E**
- Electrical 11, 21, 27, 50, 75, 103, 175
- Electromagnetic
 - radiation 133
 - simulations 14, 49, 53, 86, 119, 122, 126
 - modeling methods 53
 - simulator 58
- Electroplater 169
- Error 58, 85, 86, 92, 93, 95, 99, 103, 111, 116, 124, 144, 174
- Etching 165, 167, 168
- Eye-diagram 90

- F**
- Fabrication 36, 37, 163, 167, 169, 175
- Far-field 119
- Filling 37, 151, 167, 168
- FinFET 1, 4, 173
- Formation
 - TSV 37, 165, 167, 171
- Framework
 - TSV macro-modeling 95–97
- Frequency domain 53, 85, 86
- Full-wave 58, 80, 142, 144, 174

- G**
- Gate 1, 6, 11, 54, 153, 159
- Ground 28, 32, 33, 49, 91, 97, 140, 141
- Guard ring 140

- H**
- High resistivity 6, 140, 150

- I**
- Imperfection 14
- Inductance 28, 39, 44, 60, 62, 70, 71, 76, 90, 93, 103, 104, 109, 115, 116, 125, 128, 154, 174
- Integration 1, 8, 17, 18, 21, 29, 41, 104, 163, 173, 174
- Inversion 126

- K**
- Kinetic 153, 154

- L**
- Lateral 133
- Linearization
 - TSV model 14, 77, 78, 80
- Localization 120
- Lumped model 28, 87, 99, 103, 112, 116, 133, 144, 174

- M**
- Macro-modeling
 - TSV 29, 95–97
- Magnetic
 - field effects 58, 91
 - field lines 65
 - flux 104, 125
 - inductance 154
 - permeability 70
- Matrix 23, 50, 59, 62, 66, 121
- Metal bump 23, 49
- Metal interconnects 133
- Methodology 14, 17, 44, 50, 58, 173, 174
- Modeling 27, 174
 - CNT-TSV 154
 - electromagnetic, methods 53
 - TSV capacitance 68
 - TSV inductance 70
 - TSV resistance 65
- Molecular Computer 173
 - CNT-based 11, 12
- More Moore 1
 - FinFET 4–6
 - high-K dielectric 6
 - metal-gate 6
 - SOI 4
 - strained-Si 7
- More than Moore (MTM)
 - 3D 8, 9
 - NoC 9
 - optical interconnects 10
 - wireless interconnects 10
- MOS effect 54
- Multi-Stacked 29, 97

- N**
- Near-field 103, 118, 128, 174
- Neighboring 65, 120
- Network-On-Chip (NoC) 7, 9, 10, 17, 43, 103, 173

Nonlinearities 58, 103

Non-uniform 142

O

On-chip 10, 18, 43, 50, 104

Oxide 4, 54, 62, 168

P

Performance 1, 8, 18, 20, 29, 33, 41, 49, 53, 104, 126, 129, 144, 175

Port 9, 29, 62, 86, 112

Power delivery 9, 39, 43

Pulse Voltage Generator 157, 161

Q

Quality factor 103, 104, 108, 109, 121, 126, 174

Quantum 12, 58, 153

Quantum computer 1, 12, 173

Quasi-static 49, 58, 62, 118, 173

R

Resistance 7, 8, 19, 28, 57, 60, 62, 65, 68, 76, 87, 109, 155, 173

S

Scaling 1, 6, 43, 49, 163, 167, 173

Scattering 62, 153

Self-resonance 103, 109, 126, 174

Shield 140

Signal 17, 19, 36, 90, 95, 96, 121, 138, 142, 156

Simulators 49, 53, 58, 75

Skin effect 11, 49, 58, 80, 103, 151, 173

S-parameter 60, 85, 93, 97, 103, 116, 121, 124, 143, 173

SPICE 29, 49, 74, 75, 77, 80, 85, 87, 109, 123

Spinner 169

Spiral inductor 103, 104, 107, 108, 174

Stacking

die-to-die 163

die-to-wafer 164

wafer-to-wafer 164

Strained-Si 1, 6, 7, 173

Stray capacitance 72, 90, 96, 135

SW-CNT

based TSV, characterization of 150, 153, 154

System in package (SiP) 18

System on package (SoP) 18

System-On-Chip (SoC) 8, 9, 17, 20, 43

T

Technological 17, 27, 44, 174

Test 27, 37, 173

Thermal

expansion 37

management challenges 29

modeling 27

stability 6, 11

Thinning 171

Through-silicon via See TSV 8

Time domain 53, 85, 86

Transceiver 10, 118, 124, 128, 174

Trends 1, 4

TSV

adiabatic 155–157, 159, 160

adiabatic architecture for 3D integration 157, 159, 160

adiabatic theory 155–157

capacitance modeling 68, 69

closed form expression for, using dimensional analysis 60–62, 65

etching 168

fabrication 163–165

bonding 164, 165

stacking 163, 164

filling 168

formation 165, 167

inductance modeling 70, 71

insertion 32

linearization 77, 78, 80

multi-stacked 97, 99

nonlinearities (MOS effect) of 54, 55, 57

physics-based lumped-element model 54

resistance modeling 65, 66, 68

structure 23, 24, 26

SW-CNT-based, characterization of 150, 151, 153, 154

technology 17–19, 21

Twin-Well 1, 6, 173

V

Validation

against device simulation 91, 92

against electromagnetic simulation 86, 87, 116

Verification 36, 37, 93, 108, 122

wireless TSV 123, 125

Via-first 38, 133, 167

Via-last 167

W

Wafer 36–39, 85, 91, 163–165, 167, 169

Wire bond 49, 163

Wireless Communications

TSV-based on-chip 118, 119

Wireless Interconnects 10

Y

Yield 27, 37, 163, 164, 173