

---

# Index

## A

- Active die, 12, 145, 146
- Alternating electric current (AC), 173, 178, 179
- Analog and power advanced package, 1–13
- Anisotropic conductive film (ACF), 128, 131–136, 138, 139, 141–143
- Application space, 5, 43
- Atomic density gradient (ADG), 196, 200, 203, 205, 213
- Atomic flux divergence (AFD), 193, 196, 209, 213, 215–217, 220, 223
- Autoclave (ACLV), 262–263, 278, 279, 285

## B

- Bipolar, 3, 119, 123, 149
- Board level drop test, 20, 87, 264–265, 289–298, 316
- Board level reliability, 2, 15–18, 20, 25–28, 31, 33, 34, 36, 38, 54, 109–111, 115, 116, 229, 251, 252, 278
- Board level temperature cycle (BTMCL), 20, 263–264, 316
- Bond pad overlap active (BPOA), 123
- BOP. *See* Bump on pad (BOP)
- BOR. *See* Bump on repassivation (BOR)
- Borophosphosilicate glass (BPSG), 99–106, 116
- Bosch process, 57, 75, 76, 88
- BPOA. *See* Bond pad overlap active (BPOA)
- BPSG. *See* Borophosphosilicate glass (BPSG)
- Bump on nitride (BON), 16–19, 38
- Bump on pad (BOP), 15–17, 19, 21–25, 31–34, 38
- Bump on repassivation (BOR), 16–19

## C

- Cadence symbol, 179
- Chemical–mechanical planarization (CMP), 193, 201, 202, 204, 206–207, 209, 224
- Cohesive zone model (CZM), 268–270, 272, 275
- Complementary metal oxide semiconductor (CMOS), 3, 72, 75, 76, 82–84, 119–121
- Cu stud bumping, 3, 99–106, 1181

## D

- DAI. *See* Direct acceleration input (DAI)
- Daisy chain, 25–28, 30, 107, 109–115, 215, 263, 265
- Deep reactive ion etching (DRIE), 73–76, 85, 88
- Degree of freedom (DOF), 176
- Design for reliability, 23–31, 297–316
- Design rules, 30–38, 56, 84, 228
- Device under test (DUT), 150, 251, 264
- Die shift, 48–53
- Diode-forward-voltage-drop, 149
- Direct acceleration input (DAI), 291
- Distance to neutral point (DNP), 54
- DMOS. *See* Double diffused metal oxide semiconductor (DMOS)
- DNP. *See* Distance to neutral point (DNP)
- DOF. *See* Degree of freedom (DOF)
- DOPL. *See* Dynamic optional life (DOPL)
- Double diffused metal oxide semiconductor (DMOS), 3, 97, 119
- Drain, 8, 9, 11, 13, 91–99, 116, 128, 143
- DRIE. *See* Deep reactive ion etching (DRIE)
- Drop, 17, 19–23, 26, 28–33, 40–42, 48, 54, 84, 87, 107–116, 122, 148–150, 180, 181, 229, 236, 249, 251, 264–265, 292–316

- DUT. *See* Device under test (DUT)  
 Dynamic optional life (DOPL), 107, 109, 116
- E**  
 Early failures, 23, 31, 213, 257, 258, 260, 278, 285, 316  
 Electrical resistance, 11, 223  
 Electrical test method (ETM), 149  
 Electrical–thermal–structural coupled field, 213, 219  
 Electroless NiAu (ENIG), 32, 230, 231  
 Electromigration, 2, 79, 173, 192–222, 224  
 Electron-wind, 192, 193, 196, 200  
 Electrostatic discharge (ESD), 20, 115, 122, 123  
 Embedded wafer-level ball-grid array (eWLB), 4, 45–47  
 Embedded WLCSP, 64, 86–87, 106–117
- F**  
 Failure analysis (FA), 21, 28, 30, 38, 111, 112, 278, 312  
 Failure rate, 257–260, 263, 264  
 Fan-in, 4–5, 10, 12, 13, 15–38, 56, 57, 82, 83, 186, 187, 222  
 Fan-out, 4–7, 12, 13, 15, 16, 30, 38–61, 64, 82, 106, 111, 117, 187–192, 222, 233, 253  
 Field effect transistors (FETs), 91, 127  
 Flux, 19, 40, 41, 48, 193, 196, 200, 213, 214, 227, 235, 242–245, 248, 250, 251, 260  
 Forced convection, 152, 153, 246, 247  
 Free air ball (FAB), 99, 100, 102–106, 116  
 Free space permittivity, 180  
 Frequency, 10, 13, 24, 61, 99, 144, 145, 174, 177–179
- G**  
 Gate, 8, 81, 91, 93–95, 97, 98, 100, 128, 144, 261  
 Gold to gold interconnection (GGI), 187–194, 196, 197, 199, 223  
 Grain orientation, 213, 219, 220  
 Ground capacitance, 180–181
- H**  
 Harmonic analysis, 174  
 High-effective thermal test board, 153–154, 161, 162  
 Highly accelerated stress test (HAST), 20, 262, 278  
 High temperature gate bias test (HTGB), 261  
 High temperature reverse bias test (HTRB), 261  
 High temperature storage life (HTSL), 106, 107, 109, 116, 264, 278, 285
- I**  
 Inductance and capacitance, 99, 145, 173–187, 222  
 Inspection, 40, 43, 115, 227, 238, 241, 244, 249–250, 261  
 Insulated gate bipolar transistor (IGBTs), 91  
 Inter-metallic compound (IMC), 15, 34, 245, 265–269, 271–278, 316
- J**  
 Junction temperature, 147, 149, 150, 261  
 Junction to ambient temperature, 148  
 Junction to component top surface, 149  
 Junction to the component bump, 149  
 Junction to the component case, 148
- L**  
 Lateral DMOS (LDMOS), 3, 8, 9  
 Low-effective thermal test board, 153  
 Lumped capacitances, 180–181
- M**  
 MCM. *See* Multi-chip module (MCM)  
 MCSP. *See* Molded flip chip package (MCSP)  
 Mean time to failure (MTTF), 193, 198, 201, 206, 207, 209, 212, 259  
 Metal-oxide-semiconductor field effect transistor (MOSFET), 3–9, 13, 88, 91–117, 120, 122, 123, 127, 128, 131, 133, 143, 144, 146, 264  
 Micro-channel, 9, 11  
 Microstructure, 209–224  
 Molded copper post, 17–19, 34, 35, 38  
 Molded flip chip package (MCSP), 187–199, 222, 223  
 MOSFET. *See* Metal-oxide-semiconductor field effect transistor (MOSFET)  
 MOSFET ball grid array (BGA), 5–7, 92–95  
 MTTF. *See* Mean time to failure (MTTF)  
 Multi-chip module (MCM), 64–67, 70, 72, 75, 87

- Multi-physics, 173  
 Mutual capacitance, 181, 188, 190, 197  
 Mutual inductance, 173, 174, 178, 186, 188, 189, 194
- N**  
 Natural convection, 128, 130, 151–153, 161, 168  
 Non-CMP, 193, 201, 202, 206, 209, 211, 212, 224  
 Non-solder-mask-defined (NSMD), 190, 228–229, 233
- O**  
 Organic Solderability Preservative (OSP), 230, 231  
 Overcurrent limit protection (OCP), 120, 122
- P**  
 Package on package (PoP), 5, 60, 63, 68–70, 82, 87  
 Panel fan-out, 58–60  
 Parasitic effect, 4, 10, 11, 144, 145  
 Parasitic self capacitance, 190, 196  
 Passive die, 144, 146  
 PCB. *See* Print circuit board (PCB)  
 Pick and place, 235–239, 242, 247, 254  
 PoP. *See* Package on package (PoP)  
 Power cycle (PRCL), 261  
 Power dissipation, 67, 147, 151  
 Power IC WLCSP applications, 119, 120, 122–124  
 Power MOSFET, 13, 91–117, 143, 144, 146, 264  
 0.18  $\mu\text{m}$  Power technology, 192–209  
 Preconditioning stress, 260, 261  
 Print circuit board (PCB), 5, 17, 40, 64, 95, 128, 151, 184, 227, 265  
 Process flow, 17–19, 41, 42, 45, 58, 60, 71, 76, 77, 83, 84, 120
- R**  
 Random failures, 257–260  
 Reactance, 173, 174  
 Reconstituted wafer, 43, 48  
 Redistributed chip package (RCP), 45–46, 57  
 Redistribution layer (RDL), 4, 6, 7, 15–19, 23–25, 32, 34–38, 40–42, 47–49, 53, 54, 56–61, 143–145, 175, 187–192, 195, 198, 223, 297, 298, 309, 314, 315  
 Reflow, 19, 40, 79, 94, 131, 173, 227, 260  
 Reliability, life, 25, 116, 257–258  
 Rework, 250, 251
- S**  
 Shellcase, 82–85  
 SIP. *See* System in package (SIP)  
 Skin effect, 178–179  
 SMD. *See* Solder-mask-defined (SMD)  
 SMT. *See* Surface mounting technology (SMT)  
 SOC. *See* System on chip (SOC)  
 Solderability, 230, 264  
 Solder-mask-defined (SMD), 228–229, 238, 240, 241, 253  
 Solder paste, 84, 94, 227, 233–237, 239, 242–244, 246–249, 251  
 Source, 8, 11, 67, 73, 91, 93–95, 97–100, 127, 128, 143, 147, 241, 249, 267, 290  
 Spectre netlist, 179–180  
 Stacked die, 11, 67–70, 88, 128  
 Standard Wafer-Level Electro migration Acceleration Test (SWEAT), 196, 201, 202, 204–207, 211, 212  
 Stencil, 48, 229, 233–235, 237, 242, 251  
 Stress distribution, 21, 22, 103–106, 115, 131, 134, 137, 140, 203, 207  
 Surface finish, 228, 230–231, 234, 250  
 Surface mounting technology (SMT), 87, 115, 227, 232–234, 236–238, 240–242, 248, 249  
 SWEAT. *See* Standard Wafer-Level Electro migration Acceleration Test (SWEAT)  
 Synchronous buck converter, 127, 128  
 System in package (SIP), 3–4, 11–12, 45, 53, 56–58, 60, 61, 63, 68, 69, 72, 87, 107, 117, 119, 124, 144  
 System on chip (SOC), 3–4, 8, 61, 63, 66, 72, 119, 120, 124–127, 146
- T**  
 Temperature cycling test (TMCL), 17, 20, 22, 23, 25–28, 30–33, 54, 55, 87, 107, 109–116, 125–127, 229, 263, 278, 300, 301  
 Temperature gradient, 192, 193, 196, 224, 248  
 Temperature humidity biased test (THBT), 109, 261–262  
 Temperature sensitive parameter (TSP), 149–151

- TGVs. *See* Through-glass vias (TGVs)
- THBT. *See* Temperature humidity biased test (THBT)
- Thermal management, 147–171
- Thermal resistance, 128–131, 147–153, 155–157, 159, 161, 163, 169, 170
- $R\theta_{JA}$  junction to the ambient, 128, 151
- Thermal shutdown protection (TSP), 122
- 3D bonding, 78–79
- 3D IC, 5, 64, 70–72, 75–82, 88, 89
- 3D integration, 78–86
- 3D package, 45, 58, 63, 64, 70, 72, 82, 85, 86, 88, 89, 107, 117, 127
- Through board vias, 279, 284
- Through-glass vias (TGVs), 263
- Through-mold via (TMV), 57, 58, 63, 82
- Through silicon via (TSV), 8, 57, 70–86, 88, 95, 97, 116, 119–146, 188
- TMCL. *See* Temperature cycling test (TMCL)
- TMV. *See* Through-mold via (TMV)
- Transient thermal analysis, 168–169
- TSP. *See* Temperature sensitive parameter (TSP)
- TSV. *See* Through silicon via (TSV)
- U**
- Under bump metallization (UBM), 15, 41, 84, 93, 124, 186, 229, 266
- Underfill, 4, 19, 70, 227, 232, 249–254
- Undervoltage lockout (UVLO), 122
- V**
- Vertical DMOS (VDMOS), 3, 97
- von-Mises stress, 22, 125, 126, 132–143, 304, 305, 310, 316
- W**
- Wafer level chip scale package (WLCSP), 1, 15, 39, 64, 92, 119, 147, 173, 227, 257
- Wafer level discrete power package, 5–7, 91, 92
- Wafer level molding, 143, 145, 146
- Wafer level stack die 3D package, 127–143
- Wafer level system on chip, 3–4, 8
- Wafer level TSV/stack die, 143–144, 146
- Wafer mold, 39–41, 43, 46–48, 50, 53, 56, 86, 146
- Wear-out, 258, 260, 263