

# References

- [Abou-Seido 04] A.I. Abou-Seido, B. Nowak, C. Chu, "Fitted Elmore delay: a simple and accurate interconnect delay model", *IEEE Transactions on VLSI*, Vol. 12, No. 7, pp. 691–696, 2004.
- [Adler 98] Adler, Victor, and Eby G. Friedman. "Repeater design to reduce delay and power in resistive interconnect." *Circuits and Systems II: Analog and Digital Signal Processing*, IEEE Transactions on 45.5 (1998): 607–616.
- [Aizik 11] Yoni Aizik, Avinoam Kolodny: Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints. *VLSI Design* (2011).
- [Alpert 98] C. Alpert and A. Devgan, "Buffer Insertion for Noise and Delay Optimization," *IEEE Transactions on CAD*, vol. 18, no. 11, 1998.
- [Amrutur 01] Amrutur, Bharadwaj S., and Mark A. Horowitz. "Fast low-power decoders for RAMs." *Solid-State Circuits, IEEE Journal of* 36.10 (2001): 1506–1515.
- [Bakoglu 85] Bakoglu, H. B., and James D. Meindl. "Optimal interconnection circuits for VLSI." *Electron Devices, IEEE Transactions on* 32.5 (1985): 903–909.
- [Bakoglu 90] H. B. Bakoglu, *Circuits, Interconnections, and Packaging for VLSI*. Reading, MA: Addison-Wesley, 1990.
- [Banerjee 01] Banerjee, K.; and Mehrotra, A.: Global (interconnect) warming. *IEEE Circuits and Devices Magazine* 17(5) 16–32 (2001)
- [Banerjee 02] K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," *IEEE Trans. Electron Devices*, vol. 49, pp. 2001–2007, Nov. 2002.
- [Barger 04] Barger, A.; Goren, D.; and Kolodny, A. : Design and modelling of network on chip interconnects using transmission lines. In *Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, (ICECS 2004)*, 403–406 ( 2004).
- [Boese 93] Boese, K.D.; Kahng, A.B.; McCoy, B.A.; and Robins, G.: Fidelity and near-optimality of Elmore-based routing constructions. In *Proceedings of 1993 I.E. International Conference on Computer Design ( ICCD '93)*, 81–84 (1993).
- [Bohr 95] M. T. Bohr, "Interconnect scaling – the real limiter to high performance ULSI," 1995, in *IEDM*, pp. 241–244.
- [Bolotin 04] Bolotin, Evgeny, et al. "QNoC: QoS architecture and design process for network on chip." *Journal of Systems Architecture* 50.2 (2004): 105–128.
- [Boyd 06] S. Boyd and L. Vandenberghe. *Convex Optimization*. Cambridge University Press, UK. 720 p., 2006.
- [Boyd 07] Boyd, S., Kim, S. J., Vandenberghe, L., & Hassibi, A. (2007). *A tutorial on geometric programming. Optimization and engineering*, 8(1), 67–127.

- [Burkard 98] R. E. Burkard, E. Cela, G. Rote and G. J. Woeginger, "The quadratic assignment problem with monotone anti-Monge and symmetric Toeplitz matrix: easy and hard cases," *Mathematical Programming*, Vol. 82, 1998, pp. 125–158.
- [Burkard 98] R. E. Burkard, V. G. Deineko, R. Van Dal, J. A. A. Van Der Veen and G. J. Woeginger, "Well-solvable special cases of the Traveling Salesman Problem: a survey," *SIAM Rev.*, Vol. 40, No. 3, Sept 1998, pp. 496–546.
- [Burns 87] J.L. Burns, A.R. Newton, Efficient Constraint Generation for Hierarchical Compaction, IEEE International Conference on Computer Design, pp. 197–200, Oct. 1987.
- [Burns 98] J.L. Burns, J A. Feldman, C5M – A Control-Logic Layout Synthesis System for High-Performance Microprocessors, IEEE Trans. on CAD of Integrated Circuits and Systems, Vol. 17, No. 1, 1998, pp. 14–13.
- [Cederbaum 92] I. Cederbaum, I. Koren and S. Wimer, "Balanced block spacing for VLSI layout," *Discrete Applied Mathematics*, Vol. 40, Issue 3, 1992, pp. 308–318.
- [Chaudhary 92] K. Chaudhary and M. Pedram, "A near optimal algorithm for technology mapping minimizing area under delay constraints", *Proceeding of Design Automation Conference*, July 1992, pp. 492–498.
- [Chen 05] R. Chen and H. Zhou, "An Efficient Data Structure for Maxplus Merge in Dynamic Programming", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2005, pp. 3004–3009.
- [Chen 96a] Chen, C. P., Chen, Y. P., & Wong, D. F. (1996, June). Optimal wire-sizing formula under the Elmore delay model. In *Proceedings of the 33rd annual Design Automation Conference* (pp. 487–490). ACM.
- [Chen 96b] Chen, Chung-Ping, and D. F. Wang. "A fast algorithm for optimal wire-sizing under Elmore delay model." *Circuits and Systems*, 1996. *ISCAS'96., Connecting the World., 1996 I. E. International Symposium on*. Vol. 4. IEEE, 1996.
- [Cheng 00] C.-K. Cheng, J. Lillis, S. Lin and N.H. Chang, *Interconnect Analysis and Synthesis*, John Wiley Press, 2000
- [Chen 97] Chen, C.P, and Wong, D.F. Optimal Wire-Sizing Function with Fringing Capacitance Consideration, *Proceedings of DAC 97*, June 1997, pp. 604–607
- [Chiluvuri 95] Chiluvurim Venkata K.R., and Israel Koren, "Layout-synthesis techniques for yield enhancement", *IEEE Trans. On Semiconductor Manufacturing*, vol. 8, no. 2, 178–187
- [Christie 00] Christie, P.; Stroobandt, D., "The interpretation and application of Rent's rule," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on* , vol. 8, no. 6, pp. 639–648, Dec. 2000. doi: 10.1109/92.902258
- [Cong 00] J. Cong, D. Pan, P. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization", *TAU'00*, Austin, Texas.
- [Cong 01] Cong, Jason. "An interconnect-centric design flow for nanometer technologies." *Proceedings of the IEEE* 89.4 (2001): 505–528.
- [Cong 93] Cong, J., & Leung, K. S. (1993, November). Optimal wiresizing under the distributed Elmore delay model. In *Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design* (pp. 634–639). IEEE Computer Society Press.
- [Cong 94] J. Cong and C. Koh, "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", *IEEE Transactions on VLSI*, vol. 2, no. 4, 1994
- [Cong 96] Cong, Jason, et al. "Performance optimization of VLSI interconnect layout." *Integration, the VLSI journal* 21.1 (1996): 1–94.
- [Cormen 05] T. Cormen, C. Leiserson, R. Rivest and C. Stein, *Introduction to Algorithms*, The MIT Press, 2005.
- [Dally 00] W. J. Dally and A. Chang, "The Role of Custom Design in ASIC Chips," in *Proc. Design Automation Conf.*, Jun. 2000, pp. 643–647.
- [Davis 03] Jeffrey A. Davis and James D. Meindl. 2003. *Interconnect Technology and Design for Gigascale Integration*. Kluwer Academic Publishers, Norwell, MA, USA.
- [Deineko 06] V. Deineko, B. Klinz and G. J. Woeginger, "Four Point Conditions and Exponential Neighborhoods for Symmetric TSP," *SODA '06*, January 22–26, Miami, FL.

- [Demidenko 06] V. M. Demidenko, G. Finke and V. S. Gordon, "Well solvable cases of the quadratic assignment problem with monotone and bimonotone matrices," *Journal of Mathematical Modeling and Algorithms*, 2006, pp. 167–197.
- [Dennard 74] R. Dennard "Design of ion-implanted MOSFETs with very small physical dimensions", *IEEE Journal of Solid State Circuits*, vol. SC-9, no. 5, pp. 256–268, 1974
- [Elmore 48] Elmore, W. C. "The transient response of damped linear networks with particular regard to wideband amplifiers." *Journal of applied physics* 19.1 (1948): 55–63.
- [El-Moursy 04] El-Moursy, M. A., & Friedman, E. G. (2004). "Optimum wire sizing of RLC interconnect with repeaters", *INTEGRATION, the VLSI journal*, 38(2), 205–225.
- [Emanuel 11] B. Emanuel, S. Wimer and G. Wolansky, "Using well-solvable quadratic assignment problems for VLSI interconnect applications," *Discrete Applied Mathematics*, 2011, doi: 10.1016/j.dam.2011.11.017
- [Enright 09] Enright, J. N. D., & Peh, L.-S. (2009). *On-chip networks*. San Rafael, Calif.: Morgan & Claypool Publishers.
- [Fishburn 95] Fishburn, J.P.; Schevon, C.A., "Shaping a distributed-RC line to minimize Elmore delay," *Circuits and Systems I: Fundamental Theory and Applications*, *IEEE Transactions on*, vol. 42, no. 12, pp. 1020–1022, Dec 1995. doi: 10.1109/81.481198.
- [Gala 01] Gala, K.; Blaauw, D.; Wang, J.; Zolotov, V.; and Zhao, M.: Inductance 101: analysis and design issues. In *Proceedings of the 38th Conference on Design Automation (DAC 2001)*. Las Vegas, Nevada, US (2001)
- [Gao 99] Gao, Y., & Wong, D. F. (1999). Wire-sizing optimization with inductance consideration using transmission-line model. *Computer-Aided Design of Integrated Circuits and Systems*, *IEEE Transactions on*, 18(12), 1759–1767.
- [Garey 79] M. R. Garey and D. S. Johnson, *Computers and Intractability*, Freeman, 1979.
- [Goren 03] Goren, D. et al.: On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices. In *Proceedings of the 40th Conference on Design Automation*, Anaheim, CA, USA (2003)
- [Gould 05] N. Gould, D. Orban and P. Toint, "Numerical methods for Large-Scale Nonlinear Optimization", *Acta Numerica*, 14, pp. 299–361, 2005.
- [Gritzmam 10] P. Gritzmam, M. Ritter and P. Zuber, "Optimal wire ordering and spacing in low power semiconductor design," *Mathematical Programming*, Vol. 121, No. 2, 2010, pp. 201–220.
- [Hanchate 06] N. Hanchate and N. Ranganathan, "A linear time algorithm for wire sizing with simultaneous optimization of interconnect delay and crosstalk noise", *Proceedings of the 19th International Conference on VLSI Design*, pp. 283–290, 2006.
- [Ho 01] R. Ho, K. Mai, M. Horowitz, "The future of wires", *Proceedings of IEEE*, vol. 89, issue 4, pp. 490–504, 2001.
- [Hodges 04] D. A. Hodges, H. G. Jackson and R. A. Saleh, *Analysis and Design of Digital Integrated Circuits*, McGraw Hill, 3rd edition, 2004.
- [Ismail 00] Ismail, Y. I.; and Friedman, E. G.: Effects of inductance on the propagation delay and repeater insertion in VLSI circuits. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* 82 (2), 195–206 (2000).
- [ITRS] ITRS edition reports. <http://www.itrs.net/reports.html>
- [Kahng 00] A.B. Kahng, S. Muddu and E. Sarto, "On switch factor based analysis of coupled RC interconnects", *Proc. of the 37<sup>th</sup> Annual Design Automation Conference*, pp. 79–84, 2000
- [Kahng 99] A. B. Kahng, S. Muddu and D. Vidhani, "Noise and Delay Uncertainty Studies for Coupled RC Interconnects", *IEEE International ASIC/SOC Conference*, September 1999, pp. 3–8.
- [Kapur 02] Kapur, Pawan, Gaurav Chandra, and Krishna C. Saraswat. "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology." *Proceedings of the 39th annual Design Automation Conference*. ACM, 2002.
- [Karami 06] Karami, M. A., & Afzali-Kusha, A. (2006, December). Exponentially tapering ground wires for Elmore delay reduction in on chip interconnects. In *Microelectronics, 2006. ICM'06. International Conference on* (pp. 99–102). IEEE.

- [Kaul 02] Himanshu Kaul, Dennis Sylvester, and David Blaauw. 2002. Active shields: a new approach to shielding global wires. In *Proceedings of the 12th ACM Great Lakes symposium on VLSI (GLSVLSI '02)*. ACM, New York, NY, USA, 112–117. DOI=10.1145/505306.505331 <http://doi.acm.org/10.1145/505306.505331>
- [Kay 98] R. Kay and L. Pillegi, “EWA: Efficient Wiring-Sizing Algorithm for Signal Nets and Clock Nets”, *IEEE Transactions on CAD of VLSI*, vol. 17, no. 1, 1998
- [Klau 99] G. Klau and P. Mutzel, Optimal compaction of orthogonal grid drawings, Lecture Notes in Computer Science: Integer Programming and Combinatorial Optimization, Vol. 1610, pp 304–319, Springer, 1999.
- [Lawler 85] E.L. Lawler, J.K. Lenstra, Rinnooy Kan, and D.B. Shmoys, The Traveling Salesman Problem, Wiley, Chichester, 1985.
- [Lengauer 84] T. Lengauer, On the solution of inequality systems relevant to IC-layout, Journal of Algorithms, Vol. 5, No. 3, 1984, pp. 408–421.
- [Lengauer 90] T. Lengauer, Combinatorial Algorithms for Integrated Circuit Layout, Chapter 10: Compaction, pp. 579–643, John Wiley, 1990.
- [Li 93] W-N. Li, A. Lim, P. Agrawal and S. Sahani, “On circuit implementation problem”, IEEE TCAD, 1993, pp. 1147–1156.
- [Li 06a] Li, Zhuo, and Weiping Shi. “An  $O(bn \log b)$  time algorithm for optimal buffer insertion with  $b$  buffer types.” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 25.3 (2006): 484–489.
- [Li 06b] Li, Zhuo, and Weiping Shi. “An  $O(mn)$  time algorithm for optimal buffer insertion of nets with  $m$  sinks.” Design Automation, 2006. Asia and South Pacific Conference on. IEEE, 2006.
- [Lillis 95] Lillis, J., Cheng, C. K., & Lin, T. T. Y. (1995, May). Optimal and efficient buffer insertion and wire sizing. In Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995 (pp. 259–262). IEEE.
- [Lillis 96] Lillis, J., Cheng, C. K., & Lin, T. T. (1996). Optimal wire sizing and buffer insertion for low power and a generalized delay model. Solid-State Circuits, IEEE Journal of, 31(3), 437–447.
- [Liu 89] J. Liu, “A Graph Partitioning Algorithm by Node Separators”, *ACM Transactions on Mathematical Software*, vol. 15, no. 3, pp. 198–219, 1989.
- [Luksan 06] L. Luksan and J. Vıcek, “Efficient methods for large-scale unconstrained optimization”, Nonconvex Optimization and Its Applications, vol. 83, pp. 185–210, 2006.
- [Macii 03] E. Macii, M. Poncino and S. Salerno, “Combining wire swapping and spacing for low-power deep submicron buses”, In Proceeding of the 13<sup>th</sup> ACM Great Lakes Symposium on VLSI, pp. 198–202, 2003.
- [Magen 04] N. Magen, A. Kolodny, U. Weiser and N. Shamir, “Interconnect power dissipation in a microprocessor”, International Workshop on System Level Interconnect Prediction, pp. 7–13, 2004.
- [Mead 80] Mead, Carver, and Lynn Conway. “Introduction to VLSI systems.” *Reading, MA, Addison-Wesley Publishing Co., 1980. 426 p.* 1 (1980).
- [Moiseev 08a] K. Moiseev, S. Wimer and A. Kolodny, “On optimal ordering of signals in parallel wire bundles,” *Integration – the VLSI Journal*, Vol. 41, 2008, pp. 253–268.
- [Moiseev 08b] K. Moiseev, A. Kolodny and S. Wimer, “Timing-Aware Power-Optimal Ordering of Signals,” *ACM Transactions on Design Automation of Electronic Systems*, Vol. 13, No. 4, Sept. 2008.
- [Moiseev 09] 16. K. Moiseev, A. Kolodny and S. Wimer, “Power-Delay Optimization in VLSI Microprocessors by Wire Spacing,” *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, Volume 14, Issue 4 (August 2009), Article No. 55, 2009, ISSN: 1084–4309.
- [Moiseev 10] K. Moiseev, A. Kolodny and S. Wimer, “Interconnect Bundle Sizing under Discrete Design Rules”, *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol. 29, no. 10, pp. 1650–1654, Oct. 2010.

- [Moiseev 12] K. Moiseev, A. Kolodny and S. Wimer, "The complexity of VLSI power-delay optimization by interconnect resizing," *Journal of Combinatorial Optimization*, Volume 23, Issue 2 (2012), pp. 292–300.
- [Moiseev 14] K. Moiseev, A. Kolodny, and S. Wimer, "Timing-constrained Power Minimization in VLSI Circuits by Simultaneous Multilayer Wire Spacing", *Integration*, 2014.
- [Moore 65] Moore, Gordon E. "Cramming More Components onto Integrated Circuits." *Electronics*, April 19, 1965, 38(8), pp. 114–17.
- [Morgenshtein 10] Morgenshtein, A., Friedman, E. G., Ginosar, R., & Kolodny, A. (2010). Unified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With Very Large Scale Integration (VLSI) Systems, *IEEE Transactions on*, 18(5), 689–696.
- [Moreinis 04] M. Moreinis, A. Morgenshtein, I.A. Wagner and A. Kolodny, "Repeater Insertion combined with LGR Methodology for on-Chip Interconnect Timing Optimization", ICECS'04 Conference, Israel, December 2004.
- [Nitzan 02] R. Nitzan and S. Wimer, AMPS and SiClone integration for implementing 0.18 um to 0.13 um design migration, Synopsys Users Group (SNUG) Conf., San Jose CA, March 2002.
- [Noble 88] B. Noble and J.W. Daniel, *Applied linear algebra*, Prentice-Hall International, 3rd edition, 1988.
- [Nocedal 06] J. Nocedal and S. Wright, *Numerical Optimization*, Springer, 2006.
- [Pandini 02] D. Pandini, L. T. Pileggi, and A. J. Strojwas, "Congestion-Aware Logic Synthesis," in *Proc. DATE*, Mar. 2002, pp. 664–671.
- [Patrignani 01] M. Patrignani, On the complexity of orthogonal compaction, *Computational Geometry*, Vol. 19, Issue 1, June 2001, pp. 47–67.
- [Reinhardt 02] M. Reinhardt, *Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron SOI Technology*, Kluwer Academic Publishers, 2002.
- [Roy 10] Roy, R.; Olver, F. W. J. (2010), "Lambert W function", in Olver, Frank W. J.; Lozier, Daniel M.; Boisvert, Ronald F. et al., *NIST Handbook of Mathematical Functions*, Cambridge University Press, ISBN 978-0521192255, MR2723248.
- [Sakurai 83] Sakurai, T.; and Tamaru, K.: Simple formulas for two- and three-dimensional capacities. *IEEE Transactions on Electron Devices* ED-30(2), (1983).
- [Sakurai 93] T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's", *IEEE Transactions on Electron Devices*, vol. 40, No. 1, January 1993.
- [Sapatnekar 04] Sapatnekar, Sachin. *Timing*. Springer, 2004.
- [Sapatnekar 93] S. Sapatnekar, V. Rao, P. Vaidya and S.-M. Kang, "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization", *IEEE Transactions on CAD of VLSI*, vol. 12, no. 11, 1993.
- [Sato 00] T. Sato, Y. Cao, D. Sylvester, and C. Hu, "Characterization of interconnect coupling noise using in-situ delay change curve measurements," *IEEE ASIC/SoC Conference*, pp. 321–325., 2000.
- [Sato 03] T. Sato, Y. Cao, K. Agarwal, D. Sylvester, and C. Hu, "Bidirectional Closed-Form Transformation Between On-Chip Coupling Noise Waveforms and Interconnect Delay-Change Curves", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pp. 560–572, March 2003.
- [Saxena 00] P. Saxena and C. L. Liu, "An algorithm for crosstalk-driven wire perturbation", *IEEE Transactions on CAD of Integrated Circuits and Systems*, Vol. 19, No. 6, pp. 691–702, 2000
- [Schlag 83] M. Schlag, Y. Z. Liao and C.K. Wong, An algorithm for optimal two-dimensional compaction of VLSI layouts, *Integration, the VLSI Journal*, Vol. 1, Issues 2–3, Oct. 1983, pp. 179–209.
- [Sedra 87] Sedra, Adel S., and Kenneth Carless Smith. *Microelectronic circuits*. Vol. 4. Oxford University Press, 1987.
- [Shacham 09] Shacham-Diamand, Y. (Ed.). (2009). *Advanced nanoscale ULSI interconnects: fundamentals and applications*. Springer.
- [Sherwani 95] Sherwani, Naveed A. *Algorithms for VLSI physical design automation*. Kluwer Academic Publishers, 1995.

- [Shi 03] W. Shi and Z. Li, "An  $O(n \log n)$  time algorithm for optimal buffer insertion", Proceedings of Design Automation Conference, 2003, pp. 580–585
- [Shi 05] Shi, Weiping, and Zhuo Li. "A fast algorithm for optimal buffer insertion." *Computer-Aided Design of Integrated Circuits and Systems*, IEEE Transactions on 24.6 (2005): 879–891.
- [Shin 86] H. Shin, A. L. Sangiovanni-Vincentelli and C. H. Siquin, Two-dimensional compaction by zone refining, Proceeding of the 23rd ACM/IEEE Design Automation Conference, 1986, pp. 115–122.
- [Stellari 00] F. Stellari and A.L. Lacaita, "New Formulas of Interconnect Capacitances Based on Results of Conformal Mapping Method", *IEEE Transactions on Electron Devices*, vol. 47, no. 1, January 2000.
- [Stroobandt 01] Dirk Stroobandt. 2001. A priori system-level interconnect prediction: Rent's rule and wire length distribution models. In *Proceedings of the 2001 international workshop on System-level interconnect prediction (SLIP '01)*. ACM, New York, NY, USA, 3–21. DOI=10.1145/368640. A368645 <http://doi.acm.org/10.1145/368640.368645>
- [Sundaresan 05] Sundaresan, Krishnan, and Nihar R. Mahapatra. "Accurate energy dissipation and thermal modeling for nanometer-scale buses." *High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on*. IEEE, 2005.
- [Supnick 57] F. Supnick, "Extreme Hamiltonian lines," *Annals of Math.*, 66 (1957), pp. 179–201.
- [Sutherland 99] Sutherland, I. E., Sproull, R. F., & Harris, D. F. (1999). Logical effort: designing fast CMOS circuits. Morgan Kaufmann.
- [Sylvester 01] D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicrometer interconnect", Proceedings of the IEEE, Vol. 89, No. 5, pp. 634–664. May 2001.
- [Sylvester 98] D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron", Proc. ICCAD, pp. 203–211, 1998.
- [van Ginneken 90] L.P.P.P van Ginneken, "Buffer Placement in Distributed RC-Tree Networks for Minimal Elmore Delay," Proc. International Symposium on Circuits and Systems, pp. 865–868, 1990.
- [Venkat 93] Venkat, Kumar. "Generalized delay optimization of resistive interconnections through an extension of logical effort." *Circuits and Systems, 1993.*, ISCAS'93, 1993 I.E. International Symposium on. IEEE, 1993.
- [Vittal 97] A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 16 No. 3, pp. 290–298, 1997.
- [Vittal 99] A. Vittal, L.H. Chen, M. Marek-Sadowska, K.P. Wang and S. Yang, "Crosstalk in VLSI interconnections", *IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems*, Vol. 18, No. 12, Dec 1999, pp. 1817–1824.
- [Wang 01] L-Y. Wang, Y-T Lai, Graph-Theory-Based Simplex Algorithm for VLSI Layout Spacing Problems with Multiple Variables Constraints, *IEEE Trans. on CAD of Integrated Circuits and Systems*, Vol. 20, No. 8, 2001, pp. 967–979
- [Webb 08] C. Webb, "45 nm Design for Manufacturing", *Intel Technology Journal*, 2008
- [Weste 04] N. Weste and D. Harris, *CMOS VLSI Design: A Circuits and Systems Perspective (3rd Edition)*, Addison Wesley, 2004.
- [Wimer 06] S. Wimer, S. Michaely, K. Moiseev and A. Kolodny, "Optimal Bus Sizing in Migration of Processor Design," *IEEE Transactions on Circuits and Systems I: Regular Papers, Fundamental Theory and Applications*, Volume 53, Issue 5, pp. 1089–1100, May 2006.
- [Wimer 11] S. Wimer, K. Moiseev, A. Kolodny, "On VLSI interconnect optimization and linear ordering problem, Optimization and Engineering," No. 12, 2011, pp. 603–609.
- [Wimer 13] S. Wimer, "Planar CMOS to multi-gate layout conversion for maximal fin utilization", *Integration, the VLSI Journal* (2013).
- [Woeginger 03] G. J. Woeginger. "Computational problems without computation," *Nieuwarchief* 5 (4), June 2003, pp. 140–147.

- [Woeginger 03] G. J. Woeginger. "Computational problems without computation," *Nieuwarchief* 5 (4), June 2003, pp. 140–147.
- [Yao 93] S-Z. Yao, C-K. Cheng, T. D. Dutt, S. Nahar, C-Y. Lo, Cell-Based Hierarchical Pitch matching Compaction Using Minimal LP, 30th Design Automation Conf., 1993, pp. 395–400.
- [Youssef 95] H. Youssef, S. M. Sait, K. J. Al-Farra, Timing influenced force directed floorplanning, Proc. of EURO-DAC, 1995, pp. 156–61
- [Zuber 09] P. Zuber, O. Bahlous, T. Ilseher, M. Ritter, and W. Stechele, "Wire Topology Optimization for Low Power CMOS," *IEEE Trans. on VLSI Systems*, Vol. 17, No. 1, Jan 2009, pp. 1–11.

# Index

## A

Active shielding, 169  
Activity factor, 31  
Aggressor, 31  
Aggressor alignment, 33  
Aluminum, 27  
Area capacitance, 20  
Area preserving local modification, 79  
Arrival time, 39  
Aspect ratio, 8  
Average delay, 75

## B

Bundle, 38, 90, 95–106, 167  
Bus, 3, 63

## C

Capacitance density, 119  
Cell, 2  
Charge sharing model, 33  
Chip multi-processor (CMP), 7, 222  
Cladding, 27  
CMP. *See* Chip multi-processor (CMP)  
Compaction, 195  
Constraints graph, 195  
Copper, 6, 26  
Critical path, 52  
Cross-capacitance, 20, 27, 29, 68–71  
Cross-coupling, 8  
Crosstalk, 31–34, 185  
Cyclical bus, 87  
Cylindrical surface, 85

## D

Decoupling, 29  
Delay uncertainty, 33  
Design flow, 13  
Detailed routing, 14  
Diffusion barrier, 27  
Diffusion delay, 22  
Discrete design rules, 39, 91, 92, 159–165  
Distributed, 21  
Dominating allocation, 96  
Downstream formula, 23  
Dynamic programming, 91, 159

## E

Effective driver, 65  
Effective load, 65  
Effective signal resistance, 131, 173  
Electrical effort, 52  
Elmore, 23, 49, 143, 169  
Equilibrium, 113

## F

Floor plan, 11

## G

Gate delay, 26, 45  
General layout, 107  
Global nets, 4  
Global routing, 14  
Global wire, 26



**H**

Hessian, 76  
 Hierarchy, 3

**I**

Impedance matching, 177  
 Interconnect architecture, 11  
 Interconnect centric design, 28  
 Interconnect delay, 26–28  
 Interconnect models, 18  
 Interconnect planning, 13  
 Interconnect power, 5, 6, 30–31, 112  
 Interconnect resistance, 21  
 Interconnect scaling, 18, 28  
 Interconnect synthesis, 13–15  
 Iterative algorithm, 120

**J**

Jog, 107

**L**

Lagrangian relaxation, 74  
 Layout migration, 41  
 Layout separation, 153–155  
 Leakage power, 47  
 LGR. *See* Logic gates as repeaters (LGR)  
 Local wires, 3, 26  
 Logical effort, 52  
 Logical hierarchy, 11  
 Logic gates as repeaters (LGR), 54  
 Logic path, 43  
 Lumped, 21

**M**

MCF. *See* Miller coupling factor (MCF)  
 Metallization stack, 4  
 Metrics, 66–72  
 Migration, 17, 195  
 Miller coupling factor (MCF), 28–30, 69, 168, 169, 179  
 MIN\_DLYPWR, 93  
 MinMax, 79, 83  
 Multi-net, 38–42  
 Multistage logic path, 52–59

**N**

Net, 2  
 Net ordering, 167

Network on chip (NoC), 8, 222  
 Node, 2  
 Non-uniform scaling, 6, 27

**O**

Ordering, 167, 169

**P**

Parasitic capacitance, 20  
 Pareto frontier, 98, 102  
 PARTITION problem, 93  
 Physical hierarchy, 11  
 Pin, 2  
 PODC. *See* Power optimization under delay constraints (PODC)  
 Port, 2  
 Power, 73, 110, 167  
 Power–delay optimization, 99, 129, 134–136  
 Power dissipation, 31  
 Power grid, 153  
 Power optimization under delay constraints (PODC), 146  
 Preferred direction, 40–41  
 Preferred routing direction, 13  
 Process migration, 35  
 Pyramidal Tour, 191

**R**

Rent's rule, 3  
 Repeater insertion, 46, 58  
 Required time, 39  
 Resource allocation problem, 95  
 RLC modeling, 24  
 Routing tree, 14

**S**

Scaling, 5, 17  
 Semi-global wires, 3  
 Sensitivity, 36  
 Shape function, 91, 99  
 Sheet resistance, 21  
 Side-walls, 36, 63, 84  
 Sizing, 43  
 Slack, 39, 72, 87  
 SoC. *See* System on chip (SoC)  
 Spacing, 43  
 SRS. *See* Successive roots sum (SRS)  
 Stage delay, 45–46

Standard cells, 198

Steiner tree, 14

Successive roots sum (SRS), 173

Symmetric hill order, 41, 167, 173

Symmetric valley, 169

System on chip (SoC), 199

## T

Tapering, 47

Topological order, 109

Traveling salesman problem (TSP),  
41, 191

## U

Unified logical effort (ULE), 56

Upsizing, 44

Upstream formula, 23

## V

Victim, 31

Visibility graph, 107, 115, 159, 202

## W

WDSNO. *See* Weighted delay sum-optimal net ordering (WDSNO)

Weighted capacitance, 115

Weighted delay sum-optimal net ordering  
(WDSNO), 172

Weighted power delay sum (WPDS), 40, 133

Wire balancing, 121

Wire delay, 22, 45

Wire ordering, 41

Wire scaling problem, 6

Wire sizing, 43, 47

WPDS. *See* Weighted power delay sum  
(WPDS)