

References

- [1] H. Inose and Y. Yasuda, "A unity bit coding method by negative feedback," *Proc. IEEE*, vol. 51, pp. 1524-1535, Nov. 1963.
- [2] J. C. Candy, "A use of limit cycle oscillations to obtain robust analog-to-digital converters," *IEEE Trans. Commun.*, vol.COM-22, pp. 298-305, Mar. 1974.
- [3] C. C. Cutler, "Transmission system employing quantization," U.S. Patent 2,927,962, March 8, 1960.
- [4] J. C. Candy, "A use of double integration in sigma-delta modulation," *IEEE Trans. Commun.*, vol.33, pp. 249-258, Mar. 1985.
- [5] P. M. Aziz, H. V. Sorensen, and J. V. D. Spiegel, "An overview of sigma-delta converters," *IEEE Signal Processing Mag.*, pp. 61-84, Jan. 1996.
- [6] J. C. Candy and G. C. Temes, *Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation*. New York: IEEE Press, 1991.
- [7] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Data Converters: Theory, Design and Simulation*. Norwell, MA: IEEE Press, 1996.
- [8] B. Leung, "The oversampling technique for analog to digital conversion: a tutorial overview," *Analog Integrated Circuits and Signal Processing*, vol. 1, pp. 65-74, 1991.
- [9] F. Monssen, *MicroSim PSpice with Circuit Analysis*. Upper Saddle, NJ: Prentice Hall, 1998.
- [10] P. Tuinenga, *A Guide to Circuit Simulation and Analysis Using Pspice*. Upper Saddle River, NJ: Prentice Hall, 1995.
- [11] G. Temes, "Delta-Sigma D/A converters," *IEEE Int. Symp. Circuits and Systems Tutorials*, pp. 225-234, 1994.
- [12] A. V. Oppenheim and R. W. Schaffer, *Discrete-Time Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, 1989.
- [13] D. A. Johns and K. Martin, *Analog Integrated Circuit Design*. Wiley, New York: John Wiley & Sons, 1997.
- [14] M. W. Hauser and R. W. Brodersen, "Circuit and technology consideration for MOS delta-sigma A/D converters," *IEEE Int. Symp. Circuit and Systems*, pp. 1310-1315, May 1986.
- [15] R. M. Gray, "Quantization noise spectra," *IEEE Trans. Inform. Theory*, vol. 36, pp. 1220-1244, Nov. 1990.

- [16] T. Koski, "Statistics of the binary quantizer error in single-loop sigma-delta modulation with white Gaussian input," *IEEE Trans. Inform. Theory*, vol. 41, pp. 931-943, July 1995.
- [17] W. R. Bennett, "Spectra of quantized signals," *Bell Syst. Tech. J.*, vol. 27, pp. 446-472, July 1948.
- [18] B. Widrow, "A study of rough amplitude quantization by means of Nyquist sampling theory," *IRE Trans. Circuit Theory*, vol. CT-3, pp. 266-276, Sept. 1956.
- [19] M. H. Hayes, *Statistical Digital Signal Processing and Modeling*. New York: John Wiley & Sons, 1996.
- [20] E. Dijkstra, M. Degrauwe, "A design methodology for decimation filters in sigma-delta A/D converters," *IEEE Int. Symp. Circuit and Systems*, pp. 479-482, May 1987.
- [21] J. C. Candy, "Decimation for sigma-delta modulation," *IEEE Trans. Commun.*, vol. COM-34(1), pp. 72-76, Jan. 1986.
- [22] G. B. Thomas Jr., R. Finney, M. D. Weir and F. R. Giardano, *Thomas' Calculus*. Reading, MA, Addison Wesley, 2000.
- [23] T. Ritoniemi, T. Karema and H. Tenhunen, "The design of stable higher order 1-bit sigma-delta modulators," *IEEE Int. Symp. Circuit and Systems*, pp. 3267-3270, May 1990.
- [24] B. P. Welland et. al., "A stereo 16-bit sigma-delta A/D converter for digital audio," *Crystal Semiconductor Data Book*, vol. 1, pp. 6-49-6-59, June 1992.
- [25] J. C. Candy and O. J. Benjamin, "The structure of quantization noise from sigma-delta modulation," *IEEE Trans. Commun.*, vol. COM-29, pp. 1316-1323, Sept. 1981.
- [26] J. C. Kieffer, "Analysis of dc input response for a class of one-bit feedback encoders," *IEEE Trans. Commun.*, vol. COM-38, pp. 337-340, Mar. 1990.
- [27] V. Friedman, "The structure of the limit cycles in sigma-delta modulation," *IEEE Trans. Commun.*, vol. COM-36, pp. 972-979, Aug. 1988.
- [28] C. Dunn and M. Sandler, "A comparison of dithered and chaotic sigma-delta modulators," *Journal of Audio Engineering Society*, vol. 44, pp. 227-244, Apr. 1996.
- [29] I. Kale, "Discussion on shifting in-band tones via the use of the input imposed dc offsets," *personal communication*, 2001.
- [30] S. R. Norsworthy, "Effective dithering of sigma-delta modulators," *IEEE Int. Symp. Circuit and Systems*, vol.3, pp. 1304-1307, May 1992.
- [31] L. Risbo, "Sigma-Delta Modulators-Stability Analysis and Optimization," Ph.D. Thesis, Technical University of Denmark, 1994.
- [32] R. Schreier, "On the use of chaos to reduce idle-channel tones in delta-sigma modulators," *IEEE Trans. Circuit and Systems-I: Fundamental Theory and Applications*, vol. 41, pp. 539-547, Aug. 1994.
- [33] S. Hein, "Exploiting chaos to suppress spurious tones in general double-loop sigma-delta modulators," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 40, pp. 651-659, Oct. 1993.
- [34] R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 40, pp. 461-466, Aug. 1993.
- [35] Y. Matsuya et. al., "A 16-bit oversampling A-to-D conversion technology using triple integration noise shaping," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 921-929, Dec. 1987.
- [36] K. C. H. Chao, S. Nadeem, W. Lee and G. C. Sodini, "A higher order topology for interpolative modulators for oversampling A/D converters," *IEEE Trans. Circuit and Systems*, vol. 37, pp. 309-318, Mar. 1990.

- [37] R. W. Adams, P. F. Ferguson, A. Ganesan, S. Vincelette, A. Volpe and R. Libert, "Theory and practical implementation of a fifth order sigma-delta A/D converter," *Journal of Audio Engineering Society*, vol. 39, pp. 515-528, July 1991.
- [38] R. W. Adams, "Design aspects of higher-order delta-sigma A/D converters," *IEEE Int. Symp. Circuits and Systems Tutorials*, pp. 235-259, 1994.
- [39] R. W. Adams, "Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques," *Journal of Audio Engineering Society*, vol. 34, pp. 153-166, Mar. 1986.
- [40] K. Uchimura, T. Hayashi, T. Kimura, and A. Iwata, "Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. 36, pp. 1889-1905, Dec. 1988.
- [41] B. E. Boser and B. A. Wooley, "The design of sigma-delta modulation analog-to-digital converters," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1298-1308, Dec. 1988.
- [42] B. H. Leung and S. Sutarja, "Multi-bit sigma-delta A/D converter incorporating a novel class of dynamic element matching," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 39, pp. 35-51, Jan. 1992.
- [43] R. T. Baird and T. S. Fiez, "Linearity enhancement of multi-bit sigma-delta A/D and D/A converters using data weighted averaging," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 42, pp. 753-762, Dec. 1995.
- [44] R. W. Adams and T. W. Kwan, "Data-directed scrambler for multi-bit noise shaping D/A converters," U.S. Patent 5,404,142, April 4, 1995.
- [45] R. Schreier and B. Zang, "Noise-shaped multi-bit D/A converter employing unit elements," *Electronics Letters*, vol. 31, pp. 1712-1713, Sept. 1995.
- [46] T. C. Leslie and B. Singh, "An improved sigma-delta modulator architecture," *IEEE Int. Symp. Circuits Systems*, pp. 372-375, May 1990.
- [47] S. Hein and A. Zakhor, "On the stability of sigma delta modulators," *IEEE Trans. Signal Proc.*, pp. 2322-2348, July 1993.
- [48] A. B. Sripad and D. L. Snyder, "A necessary and sufficient condition for quantization errors to be uniform and white," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. ASSP-25, pp. 442-448, Oct. 1977.
- [49] R. M. Gray, "Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input," *IEEE Trans. Commun.*, vol. COM-37, pp. 588-599, June 1989.
- [50] P. W. Wong and R. M. Gray, "Two-stage sigma-delta modulation," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. 38, pp. 1937-1952, Nov. 1990.
- [51] W. Chou, P. W. Wong, and R. M. Gray, "Multi-stage sigma-delta modulation," *IEEE Trans. Inform. Theory*, vol. 35, pp. 784-796, July 1989.
- [52] N. He, F. Kuhlmann, and A. Buzo, "Double-loop sigma-delta modulation with dc input," *IEEE Trans. Commun.*, vol. COM-38, pp. 487-495, April 1990.
- [53] N. He, F. Kuhlmann, and A. Buzo, "Multiloop sigma-delta quantization," *IEEE Trans. Inform. Theory*, vol. 38, pp. 1015-1028, May 1992.
- [54] S. Rangan R. and B. Leung, "Quantization noise spectrum of double-loop sigma-delta converter with sinusoidal input," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 41, pp. 168-173, Feb. 1994.
- [55] I. Galton, "Granular quantization noise in the first-order delta-sigma modulator," *IEEE Trans. Inform. Theory*, vol. 39, pp. 1944-1956, Nov. 1993.
- [56] I. Galton, "Granular quantization noise in a class of delta-sigma modulators," *IEEE Trans. Inform. Theory*, vol. 40, pp. 848-859, May 1994.

- [57] R. K. Poorfard and D. A. Johns, "Analysis of delta-sigma modulators with zero mean stochastic input," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 42, pp. 164-175, Mar. 1995.
- [58] R. M. Gray, "Oversampled sigma-delta modulation," *IEEE Trans. Commun.*, vol. COM-35, pp. 481-489, May 1987.
- [59] S. H. Ardalan and H. J. Paulos, "An analysis of non-linear behavior in delta-sigma modulators," *IEEE Trans. Circuits and Syst.*, vol. CAS-34, pp. 593-603, June 1987.
- [60] B. G. Goldberg, *Digital Techniques in Frequency Synthesis*. Englewood Cliffs, NJ: McGraw-Hill, 1996.
- [61] U. L. Rohde, *Digital PLL Frequency Synthesizers*. Englewood Cliffs, NJ: Prentice-Hall, 1983.
- [62] B. Miller and R. J. Conley, "A multiple modulator fractional divider," *IEEE Trans. Instrumentation and Measurements*, vol. 40, pp. 578-582, June 1991.
- [63] T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma modulation in Fractional-N frequency synthesis," *IEEE J. Solid-State Circuits*, vol. 28, pp. 553-559, May 1993.
- [64] B. G. Goldberg, "The evolution and maturity of Fractional-N PLL synthesis," *Microwave Journal*, pp. 124-134, Sept. 1996.
- [65] C. E. Hill, "All digital fractional-N synthesizer for high resolution phase locked loops," *Applied Microwave and Wireless Journal*, pp. 38-42, vol.37, Jan. 1998.
- [66] N. M. Filiol, "Discussion on the effect of the PFD and charge-pump mismatches in Fractional-N synthesizers", *personal communication*, 1999.
- [67] M. Kozak and I. Kale, "Rigorous analysis of delta-sigma modulators for Fractional-N PLL frequency synthesis," in review, *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, April 2001.
- [68] K. Petersen, *Ergodic Theory*. Cambridge: Cambridge Univ. Press, 1983.
- [69] L. B. Jolley, *Summation of Series*. New York: Dover Publications Inc., 1961.
- [70] P. D. Welch, "The use of fast Fourier transform for the estimation of power spectra: a method based on short modified periodograms," *IEEE Trans. Audio and Electroacoust.*, vol. AU-15, pp. 70-73, June 1967.
- [71] M. Kozak, I. Kale, A. Borjack and T. Bourdi, "A pipelined all-digital delta-sigma modulator for Fractional-N frequency synthesis," *IEEE Instrumentation & Measurement Technology Conference*, vol. 2, pp. 1153-1157, May 2000.
- [72] I. S. Gradshteyn and I. M. Ryzhik, *Table of Integrals, Series, and Products*. New York: Academic Press, 1965.
- [73] W. S. T. Yan and H. C. Luong, "A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers," *IEEE J. Solid-State Circuits*, vol. SC-36, pp. 204-216, Feb. 2001.
- [74] European Telecommunications Standards Institute, *Radio equipment and systems. Digital Enhanced Cordless Telecommunication; Part2: Physical Layer*, ETSI 300 175-2, Feb. 1996.
- [75] M. Perez and A. Fernandez, "A contribution to DECT in frequency synthesis and modulation using DDS," *IEEE Vehicular Technology Conf.*, pp. 949-952, 1993.
- [76] *MATLAB: High Performance Numeric Computation and Visualization Software*, The Mathworks Inc., Natick, Massachusetts, 1992.
- [77] B. W. Kernighan and D. M. Ritchie, *The C Programming Language*. Englewood Cliffs, NJ: Prentice-Hall, 1988.
- [78] R. E. Best, *Phase Locked Loop: Theory, Design, and Applications*. New York: McGraw-Hill, 1993.

- [79] P. T. Kenny, T. A. D. Riley, N. M. Filiol and M. A. Copeland, "Design and realization of a digital delta-sigma modulator for Fractional-N frequency synthesis," *IEEE Trans. Vehicular Tech.*, vol. 48, pp. 510-521, March 1999.
- [80] W. Rhee, B. S. Song, and A. Akbar, "A 1.1 GHz CMOS Fractional-N frequency synthesizer with a 3-b third-order $\Delta\Sigma$ modulator," *IEEE J. Solid-State Circuits*, vol. 35, pp. 1453-1460, Oct. 2000.
- [81] European Telecommunications Standards Institute, *Global System for Mobile Communications: Version 7.0.0*, March 1999.
- [82] M. Kozak and I. Kale, "A pipelined noise shaping coder for Fractional-N frequency synthesis," *IEEE Trans. Instrumentation and Measurement*, vol. 50, pp. 1154-1161, Oct. 2001.
- [83] *The Simulink Manual*, The Mathworks Inc., Natick, Massachusetts, 1996.
- [84] J. F. Wakerly, *Digital Design: Principles and Practices*. Englewood Cliffs, NJ: Prentice-Hall, 1994.
- [85] M. H. Perrot, T. L. Tewksbury and C. G. Sodini, "A 27 mW CMOS Fractional-N synthesizer using digital compensation for 2.5 Mb/s GFSK modulation," *IEEE J. Solid-State Circuits*, vol. 32, pp. 2048-2059, Dec. 1997.
- [86] N. M. Filiol, T. A. D. Riley, C. Plett, and M. A. Copeland, "An agile ISM band frequency synthesizer with built-in GMSK data modulation," *IEEE J. Solid-State Circuits*, vol. 33, pp. 998-1008, July 1998.
- [87] *Altera MAX+PLUS II FPGA Manual*, The Altera Corp., 1999.
- [88] P. Aziz, H. V. Sorensen and J. V. D. Spiegel, "Multi-band sigma-delta modulation," *Electronics Letters*, pp. 760-762, April 1993.
- [89] R. F. Cormier Jr., T. L. Sculley and R. H. Bamberger, "Combining sub-band decomposition and sigma-delta modulation for wide-band A/D conversion," *IEEE Int. Symp. Circuit and Systems*, pp. 357-360, June 1994.
- [90] I. Galton and H. T. Jensen, "Delta-sigma modulator based A/D conversion without oversampling," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 42, pp. 773-784, Dec. 1995.
- [91] I. Galton and H. T. Jensen, "Oversampling parallel delta-sigma modulator A/D conversion" *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 43, pp. 801-810, Dec. 1996.
- [92] A. Eshraghi and T. Fiez, "A comparison of three parallel $\Delta\Sigma$ converters," *IEEE Int. Symp. Circuit and Systems*, pp. 517-520, May 1996.
- [93] W. C. Black and A. D. Hodges, "Time-interleaved converter arrays," *IEEE J. Solid-State Circuits*, vol. SC-15(6), pp. 1022-1029, Dec. 1980.
- [94] R. Khoini-Poorfard and D.A. Johns, "Time-interleaved oversampling converters," *Electronics Letters*, pp. 1673-1674, Sep. 1993.
- [95] R. Khoini-Poorfard, L.B. Lim and D.A. Johns, "Time-interleaved oversampling A/D converters: theory and practice," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 44, pp. 634-645, Aug. 1997.
- [96] P. P. Vaidyanathan, *Multirate Systems and Filter Banks*. Englewood Cliffs, NJ: Prentice-Hall, 1993.
- [97] M. Kozak, M. Karaman and I. Kale, "Efficient architectures for time-interleaved oversampling delta-sigma converters," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 47, no. 8, pp. 802-810, Aug. 2000
- [98] M. Kozak and I. Kale, "A novel topology for time-interleaving in oversampling delta-sigma modulators," *IEE Third International Conference on ADDA'99*, Conference Publication Number: 466, pp. 62-65, July 1999.

- [99] R. K. Poorfard and D. A. Johns, "Mismatch effects in time-interleaved oversampling converters," *IEEE Int. Symp. Circuits and Systems*, vol. 5, pp.429-432, May 1994.
- [100] Y. C. Jenq, "Digital spectra of non-uniformly sampled signals: a robust sampling tone offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," *IEEE Trans. Instrumentation and Measurements*, vol. 39, pp. 71-75, Feb. 1990.
- [101] K. Poulton, J. J. Corcoran and T. Hornak, "A 1-GHz 6-bit ADC system," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 926-927, Dec. 1987.
- [102] M. Kozak and I. Kale, "Novel topologies for time-interleaved delta-sigma modulators," *IEEE Trans. Circuit and Systems-II: Analog and Digital Signal Processing*, vol. 47, pp. 639-654, July 2000.
- [103] *The Symbolic Math Toolbox: User's Guide*, The Mathworks Inc., Natwick, Massachusetts, 1995.
- [104] M. Kozak and I. Kale, "Time-interleaved delta-sigma modulators using zero-insertion interpolation," *IEEE Midwest Symp. Circuits and Systems*, Lansing Michigan USA, pp. 1406-1409, August 2000.