

About the Authors

Dr. Yi-Kan Cheng received the B.S. degree from the National Chiao-Tung University, Taiwan in 1991, the M.S. degree from the University of Southern California in 1993, and the Ph.D degree from the University of Illinois at Urbana-Champaign in 1997, all in electrical engineering. In the summer of 1996, he was with the Technology Computer-Aided Design (TCAD) Department of Intel Corporation, Santa Clara, CA, working in the area of electrothermal reliability simulation and modeling. Currently he is with the Motorola Somerset Design Center, Austin, TX, as a Development Staff Member for the PowerPC microprocessor design. His present research interests include IC design, IC reliability analysis, timing optimization and analysis, and power analysis.

Dr. Ching-Han Tsai received the B.S. degree in electrical engineering from National Taiwan University in 1992, and M.S. and Ph.D. degree in electrical and Computer engineering from the University of Illinois at Urbana-Champaign in 1997 and 2000, respectively. He was with Intel Corp. in the summer of 1997, and Cadence Design Systems Inc. in the summer of 1998. His research interests include electrothermal circuit simulation, substrate modeling for noise/latchup/thermal analysis, and reliability-driven physical design.

Dr. Chin-Chi Teng received the B.S. Eng. degree in electrical engineering from the National Taiwan University, Taiwan, and the M.S. and Ph.D. degrees in electrical and computer engineering in 1993 and 1996, respectively, from the University of Illinois at Urbana-Champaign. Since 1996, he was with the Analysis Product Division, Avant! Corporation, Fremont, CA. Currently he is a senior member of technical staff at Silicon Perspective Corporation, Santa Clara, CA. His research interests are in the areas of computer-aided design on VLSI circuits and systems, with emphasis on circuit simulation, power estimation, interconnect reliability assessment, and post-layout performance optimization for deep-submicron circuits.

Dr. Sung-Mo (Steve) Kang received the Ph.D. degree in electrical engineering from the University of California at Berkeley in 1975. Until 1985 he was with AT&T Bell Laboratories at Murray Hill and Holmdel, and also served as a faculty member of Rutgers University. In 1985, he joined the University of Illinois at Urbana-Champaign where he is Professor and Department Head of Electrical and Computer Engineering, and Research Professor of Coordinated Science Laboratory and Beckman Institute for Advanced Science and Technology. He was the Founding Editor-in-Chief of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

Dr. Kang is Fellow of IEEE and AAAS, a Foreign Member of National Academy of Engineering of Korea. He is recipient of the IEEE Millennium Medal (2000), SRC Technical Excellence Award (1999), KBS Award in Science and Technology (1998), IEEE CAS Society Technical Achievement Award (1997), Humboldt Research Award for Senior US Scientists (1996), IEEE Graduate Teaching Technical Field Award (1996), IEEE Circuits and Systems Society Meritorious Service Award (1994), SRC Inventor Recognition Awards (1993, 1996), IEEE CAS Darlington Prize Paper Award (1993), ICCD Best Paper Award (1986) and Myril B. Reed Best Paper Award (1979). He was an IEEE CAS Distinguished Lecturer (1994-1997) and holds six patents, published over 250 papers and co-authored six books, *Design Automation For Timing-Driven Layout Synthesis* (1992), *Hot-Carrier Reliability of MOS VLSI Circuits* (1993), *Physical Design for Multichip Modules* (1994), and *Modeling of Electrical Overstress in Integrated Circuits* (1994) from Kluwer Academic Publishers, *CMOS Digital Circuits: Analysis and Design* (1995, 2nd ed. 1998) from McGraw-Hill, and *Computer-Aided Design of Optoelectronic Integrated Circuits and Systems* (1996) from Prentice Hall.

Index

- Adaptive mesh generation, 73, 82
- Admittance matrix, 164–165
 - reduction, 163
 - system, 79
- Alpha (α) percentile, 35
- Ambient temperature, 4, 11, 62
- Analytical thermal simulation, 16, 62, 82
- Architectural instructions, 29
- Arrhenius equation, 123
- Arrival time, 183, 186–187
- Asymptotic waveform evaluation (AWE), 8–9
- Auxiliary homogeneous problem, 79
- Avalanche breakdown, 8, 11
- Average current model, 124–125
- Average current recovery model, 126, 129
- AWE, 8–9

- Backtracking technique, for false path, 188, 199
- Bamboo structure of metal, 128
- Band gap of silicon, 46
- Basewidth modulation, 8
- Berkeley reliability tool (BERT), 131
- Berkeley Short-Channel IGFET Model (BSIM) (see MOS device model)
- Bidirectional current stress, 126
- Binary decision diagram (BDD), 32, 38, 188
- Black's equation, 122, 124
- Body effect, 46
 - coefficient, 50
- Boltzmann constant, 47
- Boltzmann equation, 45
- Boltzmann's transformation, 82
- Boundary condition, 14–15, 61, 65, 71, 80, 103, 157–159, 196
 - convective (Robin), 62, 77
 - forced, 84
 - natural, 84
 - homogeneous, 79
 - insulated (Neumann), 62, 79
 - isothermal (Dirichlet), 62, 79
 - Boundary value problem, 62, 65, 79
 - Boundary-element method (BEM), 72
 - BSIM (see MOS device model)

 - Cell placement, 157
 - Central limit theorem, 34–36, 191
 - Channel-length modulation parameter, 46
 - Chapman-Kolmogorov equation, 38
 - Cholesky factorization, 164
 - Circuit primitive, 95–96, 98
 - internal node, 98
 - Circuit-level simulation, 95
 - Closed state in FSM, 39
 - Compact substrate thermal model, 16, 159, 161, 164, 168
 - Condensed vertex, 98
 - Conditional probability, 32
 - Confidence level, 34–36, 191–192
 - Constraint-based thermal optimization, 167
 - Critical path, 181–182, 194, 197, 199
 - k-most, 185, 187
 - Critical pattern, 194, 196
 - Cumulative distribution function (cdf), 35

 - Cumulative path delay, 183
 - Current density, 122–123, 136
 - average, 124, 126
 - effective, 126
 - Current gain, 8

 - Dc-connected block (DCCB), 98, 101
 - Defect relaxation model, 125
 - Delay model, 17, 30, 182
 - in dynamic timing analysis, 190
 - in static timing analysis, 190
 - temperature-dependent, 194
 - Delay simulation, 182
 - Deterministic power analysis (see Power analysis)
 - Dielectric breakdown, 131
 - Difference equation, 72–73
 - Diffusion rate, of metal ions, 121
 - Diffusivity, 121

- Distributed RC tree, 194
- Drain/source depletion charge sharing coefficient, 50
- Du's criterion, 189
- Dual-VT technology, 28
- Dual-in-line package (DIP), 105
- Dynamic power, 21–23, 31

- Effective heat transfer, 63
 - coefficient, 64, 77, 81, 83, 105, 112
 - macromodeling, 64, 86
- Eigenfunction, 79, 81
- Eigenvalue, 79
- Electrical overstress (EOS), 3, 9
- Electrical simulation, 5, 95
- Electrical time constant, 13
- Electromigration (EM), 3
 - analysis, 16, 129
 - BERT, 131
 - hierarchical, 132
 - iTEM (*see* ITEM)
 - pattern-independent, 132
 - probabilistic, 134
 - RELIANT, 130
 - RELIC, 131
 - RELY, 131
 - SPIDER, 130
 - temperature-dependent, 16, 121, 133
 - cause of, 122
 - lifetime, 16, 122, 149
 - current density, 16, 123
 - current waveform, 16, 124
 - metal length, 16, 128
 - metal width, 16, 127
 - mean time to failure (MTF), 16, 122, 124–126, 128–129, 143, 145
 - temperature-dependent, 16, 62, 122, 133
- Electron wind, 122
- Electrostatic discharge (ESD), 3, 9, 12
- Electrothermal analysis, 3
 - application, 16
- Electrothermal simulator, 8
 - chip-level, 13
 - fast timing, 12
 - transistor-level, 8
- Electrothermal
 - reliability, 3, 15
 - simulation, 5, 36, 61, 76, 95, 114
 - analog circuit, 6
 - coupled, 6, 8–9, 12
 - decoupled, 13, 101
 - digital VLSI circuit, 12
 - direct technique, 8–9
 - fast-timing, 16, 101, 133
 - ILLIADS-T (*see* ILLIADS-T)
 - incremental technique, 12, 16, 102–103, 112
 - relaxation technique, 8
 - transient, 13
- Equidistribution criterion, 73
- Equilibrium probability, 32
- Equivalent π -model, 194
- Equivalent thermal resistance method, 141
- Error function, 66
 - piecewise linear, 67
- Error tolerance, 36
- Event-driven simulation, 95

- Failure rate, 4, 134
- False path, 17, 183, 187, 199
- Fast thermal analysis (FTA), 16, 62, 65, 82, 114
 - constraints, 67
- Fast timing simulation, 12, 29, 51, 95–96
- Finite-difference method (FDM), 7–8, 72–73, 75, 82, 140, 159, 161, 163, 165
 - boundary grid, 77
 - interior grid, 77
- Finite-element method (FEM), 72, 140
- Finite-state machine (FSM), 37–38
- First law of thermodynamics, 75, 77
- Fixed charge density, 47
- Flat-band voltage, 50
- Flip-chip package, 84
- Flux divergence, of metal ions, 121, 123, 128
- Forward-bias current in diode, 104
- Forward/backward substitution, 164
- Fourier transform, 79
- Full timing simulation, 51, 95
- Functional unit block (FUB), 84

- Gate delay, 17, 190, 194, 200
- Generation-recombination mechanism, 104
- Grain-boundary diffusion, of metal ions, 122, 127
- Green's function, 11, 66, 70, 164
- Green's theorem, 80

- Half-perimeter bounding box model, 171
- Hard-placed cell, 158
- Healing effect, 126
- Heat conduction, 61–62, 72, 75, 79, 121, 134
- Heat diffusion equation, 15, 61, 136
 - homogeneous, 79
 - steady-state, 160
- Heat fringing effect, 135
- Heat pipe, 85
- Heat sink, 64, 70
- Heat transfer coefficient, 61, 64, 71, 84, 88, 112
- Hillock, 123
- Hold time, 182
- Hot carrier induced degradation, 3
- Hot carriers, 131
- Hot spot, 4, 14, 62, 65, 70, 82, 157, 159, 168
- Hypergeometric function, 98
- Hypothesis test, 39

- ICCG, 8
- ICGEN, a layout synthesis tool, 112
- IETSIM, 9, 11

- ILLIADS. 12, 16, 51, 96, 98, 101
 ILLIADS-T, 12, 14-16, 56, 96, 101, 112, 115, 133
 tester chip, 103, 105
 Implicit state enumeration, 38
 Incomplete Cholesky conjugate gradient (ICCG)
 method, 8
 Incremental simulation, 12, 16, 102-103, 112
 Independence interval, 39
 Initial temperature condition, 61
 Initial transient problem, 39
 Input pattern generator, 33
 Integral transform, 79
 triple-integral, 79
 Integration formula, 8
 trapezoidal, 8-9
 Integrator circuit, 11
 Interconnect defect, 128
 Interconnect delay, 17, 62, 194, 200
 Interconnect temperature (see Temperature)
 Internal power, 21, 23-24
 Intrinsic carrier concentration, 46
 Ion diffusion coefficient, 123
 Ion flux equation, 123
 IR voltage drop, 190
 ITEM, 16, 133
 contact grouping, 141
 interconnect partitioning, 140, 142
 interconnect temperature, 133
 lumped thermal model for interconnects, 137,
 139-140
 simulation flow, 133
 ITEMP. 14-15
 Joule heating, 121, 124, 134-135, 137, 194
 Kirchhoff's current law (KCL), 75
 Kirchhoff's transformation, 82
 Latent block, 102
 Lattice diffusion, of metal ions, 122
 Law of Large Numbers, 33
 Leakage current, 25
 Leakage current density, 26
 Leakage power, 22, 25, 181
 diode. 16-28
 s_{ub} threshold, 27-28
 Levenberg-Marquart algorithm, 54
 Logic fault, 114
 Logic simulation, 29, 38, 95
 Logic style. 31
 Loop, in static timing analysis, 190
 LU factorization, 8, 164
 Lumped thermal model, 16
 Macrocell placement (see Placement)
 Macromodel, 8, 64, 86, 95-96
 Mass transport, in metal, 122
 McPower, 36
 Mean Estimator of Density (MED), 36, 191
 error tolerance, 191
 low-density gate, 192, 197
 regular-density gate, 192
 stopping criterion, 191-192
 Mean time to failure (MTF), 16, 122, 124-126,
 128-129, 143, 145
 Mean value of a random variable, 33, 35
 Method of images, 65
 Method of separation of variables, 79
 Mobility, 46-47, 49, 52, 181
 temperature-dependent. 15, 45, 52, 106
 in RWQ model, 54, 194
 SPICE Level-1 model, 48
 Modified nodal analysis (MNA), 11
 Moment matching, 9
 Monte-Carlo simulation, 36, 45
 MOS device model
 BSIM, 15, 48, 53
 BSIM
 drain current, 49
 electrical parameter, 48-49
 parameter file, 48
 process parameter, 48
 sensitive parameter, 49
 sensitivity analysis, 49
 sensitivity function, 49
 temperature coefficient, 51
 effective channel length, 48
 effective channel width, 48
 RWQ, 12, 14-15, 51, 53-54, 56, 96, 101, 194
 drain current, 52, 97
 Shichman-Hodges model, 46, 97, 99
 temperature-dependent, 15, 45, 48, 51, 56, 96,
 194
 MOS device transconductance, 46, 52, 98
 MOS transistor gain factor, 25
 Multi-chip module (MCM), 61, 157
 Multiple power dissipation pattern, 168-169
 Node equation. 45, 76, 96
 Nonhomogeneous heat conduction problem, 79
 Nonlinear least-square fitting, 54
 Nonlinear system equation, 38
 Nonparametric analysis, 36, 39
 Normal distribution. 35-36, 191
 Numerical thermal simulation, 16, 62, 72, 82, 136
 Order-statistics, 39
 Oxide breakdown. 3
 Package design, 88
 Package modeling, 64, 83, 88
 Package thermal simulation, 16, 83
 Packaging effect, 63, 70, 83, 88
 Padé approximation, 9
 Parametric analysis, 36
 Path enumeration approach, 184
 Penalty-based thermal optimization, 167, 169
 Pi (π) model, 194

- Picard-Peano iteration method, 38
- Placement, 16, 157
 - force-directed algorithm, 157
 - matrix synthesis algorithm, 158–159
 - temperature-driven, 16, 157, 165, 181
 - constraint-based, 167
 - macrocell placement, 159, 168–169
 - penalty-based, 167, 169
 - standard cell placement, 159, 165, 169
- Poisson equation, 45
- Pole, 9
- Post dispatch serialization, 29
- Power analysis, 15, 21
 - deterministic, 28–29, 37, 191
 - engine, 28
 - in ILLIADS, 101
 - level, 28
 - nonparametric, 36, 39
 - parametric, 36
 - probabilistic, 28–32, 38
 - sequential circuit, 37–39
 - statistical (Monte-Carlo), 17, 28–29, 33, 36, 38–39, 181, 191–192, 196
 - strongly input-pattern dependent, 29
 - temperature-driven, 17, 36, 181, 196
 - weakly input-pattern dependent, 30
- Power budget, 166–167
- Power consumption, 3
 - average, 13–15, 31, 34, 36, 38, 101, 111, 181
 - dynamic power, 21–23, 31
 - instantaneous, 13
 - internal power, 21, 23–24
 - leakage power, 22, 25–28, 181
 - lower bound, 23
 - maximum, 4, 29
 - monitor, 11
 - short-circuit power, 15, 22, 24–25, 181
 - switching power (see Dynamic power)
 - toggle power, 29
- Powerdensity, 4, 36, 81, 103, 170, 191
- Power estimation (See also Power analysis)
 - biased, 39
- Power meter, 29, 101
- Power series method, 98
- Power-temperature iteration scheme, 17
- Probabilistic power analysis (see Power analysis)
- Probability waveform, 32
- Quantum effect, 53
- Random number generator, 33
- Randomness hypothesis, 39
- RC delay, 62, 194, 200
- Reconvergent fan-out, 32
- Regionwise quadratic (RWQ) model (see MOS device model)
- Reliability, 3, 72, 121, 157
- RELIANT, 130
- RELIC, 131
- RELY, 131
- Required arrival time, 183, 187
- Residue, 9
- Resistivity, of metal line, 135–137, 194
- Riccati differential equation (RDE), 98, 193
- Sample mean, 33, 35, 191
- Sample size, 34
- Scattering mechanism, 15, 45, 47, 53
 - surface-roughness, 47
 - Coulomb, 47
 - lattice, 47–48
- Schwarz-Christoffel conformal transformation, 135
- Secondary input, 37
- Self heating, 70, 105, 121, 124, 134
- Semi-analytical thermal simulation, 83
- Sensitivity analysis, 15, 49
- Sensitization
 - dynamic, 189
 - static, 188
- Series model, 128
- Setup time, 182
- Shichman-Hodges model, 46, 97, 99
- Short-channel effects, 96
- Short-circuit current, 25
- Short-circuit power, 15, 22, 24–25, 181
- Signal correlation, 30, 39, 132, 193
- Signal inter-dependence, 32
- Signal probability, 30, 32, 38
- Significance level of hypothesis test, 39
- Silicon-on-insulator (SOD), 9
- Simulated annealing, 159, 166–168
 - cooling schedule, 166, 169
- Slack stealing, 190
- Slack, of timing, 187
- Sparse-matrix technique, 76, 165
- Spatial independence, 30–32, 36
- Spatio-temporal correlation, 37
- Specific heat, 11, 61
- SPICE, 8–9
 - level-4 model, 48
- SPIDER, 130
- Standard deviation, 191
- Standard-cell placement (see Placement)
- State equation, 9, 38, 98, 193
- State line probability, 38
- State probability, 38
- State transition graph (STG), 38
- Statistical (Monte-Carlo) power analysis (see Power analysis)
- Statistical power-temperature iteration, 192
 - convergence rate, 192
 - stopping criterion, 192
- Steady-state temperature, 13–14, 61, 69, 81, 101, 159, 181, 192
- Stopping criterion
 - in statistical power analysis, 33–34, 36, 38–39

- in statistical power-temperature iteration. 192
- Stress gradient. 123
- Strongly connected component (SCC), 98
- Sturm-Liouville problem, 79
- Successive-over-relaxation (SOR) technique, 76
- Superposition, 12, 16, 69, 159, 161
- Surface inversion potential, 50-51
- Surface state charge density, 47
- Switch-level timing simulation, 51, 95
- Switching activity, 37
- Switching power (see Dynamic power)

- Table lookup, 95
- Tarjan's algorithm, 98
- Temperature coefficient of resistivity, 135
- Temperature objective, 166
- Temperature
 - ambient, 4, 11, 62, 121
 - average, 15, 87, 166
 - constraint, 159, 167
 - gradient, 12, 73, 103, 121, 123, 134, 181, 190, 199
 - interconnect, 16, 62, 121, 133, 135, 194
 - analytical model, 136
 - lumped model, 137, 139-140
 - maximum, minimum, 112, 168, 171, 197
 - nominal, 17, 191-192
 - on-chip, 4, 13, 62, 76, 88, 104
 - optimal, 162, 169
 - slack, 166-167
 - steady-state, 13-14, 61, 69, 81, 101, 159, 181, 192
 - substrate, 62, 133, 159, 161-162, 166-168, 194
 - transient, 8-9, 11
 - uniform distribution, 121, 158, 162, 190, 199
- Temporal correlation, 30, 39
- Temporal independence, 30-32, 36
- Tester chip, 103, 105
- Thermal analysis, 15
- Thermal boundary condition (see Boundary condition)
- Thermal capacitance, 74-75
- Thermal circuit, 7, 73, 75-76, 86
 - steady-state, 77
- Thermal conductance, 74-75, 77
 - matrix, 163
- Thermal conductivity, 61, 64-65, 114, 134, 160, 170
 - effective, 135
 - uniform, 62
- Thermal constraint, 167
- Thermal coupling, 168, 171
- Thermal diffusion length, 136
- Thermal diffusivity, 62, 66
- Thermal ground, 163-164
- Thermal network, 8, 141
 - linear, 9
- Thermal objective, 165-166
- Thermal penalty, 167-169, 171
- Thermal placement, 16-17, 157-159, 161, 165, 167-169, 171, 181 (See *also* Placement)
- Thermal resistance, 63-64, 78, 83, 86-87, 135
 - contact, 88
 - effective, 14
 - equivalent, 4, 166
 - L-shape, 140
 - lumped, 87
 - T-shape, 140
- Thermal runaway, 3, 5
- Thermal simulation, 5, 61, 88
 - ID/2D, 14
 - 1D/3D, 64
 - analytical, 16, 62, 82
 - fast analysis, 16, 62, 65, 82, 114
 - constraints, 67
 - for composite material, 76, 82
 - multilayered, 82-83
 - numerical, 16, 62, 72, 82, 136
 - package, 16, 83
 - semi-analytical, 83
- Thermal stress, 121
- Thermal time constant, 13
- Thermal-electrical analogy, 137, 160
- Thermistor, 105
- Threshold voltage, 27, 46, 49, 97
 - temperature-dependent, 15, 45, 52
- Threshold voltage-adjustment implant density, 47
- Timing analysis, 182
 - dynamic method, 17, 182-183, 194
 - simulation engine, 182
 - early-mode, 183
 - late-mode, 183
 - static method, 17, 182-183, 197
 - block-oriented approach, 17, 184, 186-187
 - path enumeration, 184
 - path-oriented approach, 17, 184-185
 - sequential circuit, 189
 - temperature-driven, 17, 36, 181, 191, 196
- Toggle power, 29
- Transfer thermal resistance, 159, 161
 - matrix, 16, 161-164, 168
- Transient temperature, 8-9, 11
- Transistor merging, 98
- Transition activity, 33
- Transition density, 32
- Transition probability, 30-32, 38
 - dynamic logic, 31
 - static logic, 31
- Transverse electric field, 47, 53
- Triple point in metal line, 127

- Unidirectional current stress, 124
 - arbitrary, 126
 - dc, 125
 - pulsed, 126

2 10 *ELECTROTHERMAL ANALYSIS OF VLSI SYSTEMS*

- Uniform thermal (temperature) distribution (*see* Temperature)
- Vacancy relaxation time, 125–126
- Vacancy supersaturation model, 125
- Variance of a random variable, 33,35
- Viability condition, 189
- Voiding, 123, 125
- Warm-up period, 39
- Waveform-relaxation method, 98
- dynamic windowing technique, 99
- partial waveform and time convergence technique, 99
- Weibull distribution, 128
- Weight function, 73
- Zero-bias mobility, 50
- Zero-bias threshold voltage, 46,52
- Zero-bias transverse-field mobility degradation coefficient, 50
- Zero-bias velocity saturation coefficient, 50