NANO EXPRESS

Open Access

Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection



Zhuo Wang, Zhao Qi^{*}, Longfei Liang, Ming Qiao^{*}, Zhaoji Li and Bo Zhang

Abstract

A novel CMOS-process-compatible high-holding voltage silicon-controlled rectifier (HHV-SCR) for electrostatic discharge (ESD) protection is proposed and demonstrated by simulation and transmission line pulse (TLP) testing. The newly introduced hole (or electron) recombination region H-RR (or E-RR) not only recombines the minority carrier in parasitic PNP (or NPN) transistor base by N+ (or P+) layer, but provides the additional recombination to eliminate the surface avalanche carriers by newly added P+ (or N+) layer in H-RR (or E-RR), which brings about a further improvement of holding voltage (V_h). Compared with the measured V_h of 1.8 V of low-voltage triggered silicon-controlled rectifier (LVTSCR), the V_h of HHV-SCR can be increased to 8.1 V while maintaining a sufficiently high failure current ($I_{t2} > 2.6$ A). An improvement of over four times in the figure of merit (FOM) is achieved.

Keywords: Electrostatic discharge (ESD), Silicon-controlled rectifier (SCR), Holding voltage (V_h), Latch-up, Transmission line pulse (TLP)

Introduction

With the development of semiconductor integrated technology and the consistent miniaturization of semiconductor device's feature size, the device damage induced by ESD is becoming more severe. At the cost of large chip area, the conventional devices such as diode and gate grounded N-channel MOSFET (ggNMOS) featuring normal ESD robustness were reported [1]. In order to realize improved ESD capability with a smaller device dimension, the low-voltage triggered siliconcontrolled rectifier (LVTSCR) has been considered as an attractive device due to its high-current capability per unit area [2]. For low-voltage applications, owing to the embedded low-trigger voltage (V_{t1}) ggNMOS, the LVTSCR with excellent ESD robustness is capable of providing faster ESD response speed than that obtained in conventional SCR. However, the strong inherent positive feedback causes an extremely low $V_{\rm h}$ (1~2 V), which

is responsible for latch-up and transient mis-trigger [3]. Such negative effects can be effectively suppressed by simply increasing V_h [3–11]. The device will be free from the latch-up and transient mis-trigger, while the V_h is higher than the power supply voltage (VDD). Accordingly, The N+ESD region and P+LDD region were added into SCR with additional masks and ion implant steps to improve V_h [3]. However, the ESD robustness may deteriorate due to the additional power dissipation together with the increased V_h . In addition, the emitter voltage clamp technology for V_h improvement with acceptable failure current (I_{t2}) was also proposed [5]. Nevertheless, the V_h in the aforementioned approaches is non-adjustable which still presents inconvenience and limitation in versatile applications.

In this letter, a novel high-holding voltage siliconcontrolled rectifier (HHV-SCR) is proposed and demonstrated by TCAD simulation and TLP testing. The device simultaneously achieves high $V_{\rm h}$, high $I_{\rm t2}$, and adjustable $V_{\rm h}$ without any additional masks and steps. The TLP-test was carried out to validate that the $V_{\rm h}$ can be effectively improved while maintaining a sufficiently



© The Author(s). 2019 **Open Access** This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

^{*} Correspondence: qizhaouestc@aliyun.com; qiaoming@uestc.edu.cn State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, Sichuan, China









high I_{t2} . According to the tested results, the HHV-SCR features over four times higher $V_{\rm h}$ than that in the LVTSCR with the negligible degradation in I_{t2} .

Method

In this work, a novel high-holding voltage SCR with an embedded carrier recombination structure is investigated. The physical models IMPACT.I, BGN, CONMOB, FLDMOB, SRH, and SRFMOB are used in numerical simulation. Based on the model, H-RR and E-RR are optimized to achieve high $V_{\rm h}$ and high $P_{\rm M}$. The fabricated HHV-SCRs and LVTSCR are tested by TLP system.

Structure and Mechanism

The schematic cross-sectional view of the proposed HHV-SCR and layout diagram are shown in Fig. 1a, b,

Experimental devices Conventional LVTSCR			L/W (µm/µm)	$V_{\rm h}$ (V)	/ _{t2} (A)	V _{CL@1.3} A (V)	FOM (mW/µm)
			15/50	1.8(< 5)	3.2	4.8	110
Proposed HHV-SCR	d2 (µm)	d1 (µm)	L/W (μm/μm)	$V_{\rm h}$ (V)	/ _{t2} (A)	V _{CL@1.3} A (V)	FOM (mW/µm)
	0.5	0.0	17/50	8.0	3.04	8.5	490
		0.2	17.4/50	7.4	3.12	8.9	460
		0.4	17.8/50	6.1	3.0	8.9	370
		0.6	18.2/50	5.5	2.7	9.5	300
	1.0	0.0	17.5/50	8.1	2.8	8.4	450
		0.2	17.9/50	8.0	2.8	8.8	450
		0.4	18.3/50	7.0	3.0	8.8	420
		0.6	18.7/50	6.0	2.9	9.8	350

 Table 1 Comparison of experimental results

respectively. The newly introduced H-RR and E-RR formed by floating N+ and P+ are identical to the N+ and P+ in the anode and cathode areas, respectively. The floating N+ in H-RR (or floating P+ in E-RR) is placed next to the P+ region in the anode (or N+ region in the cathode). Moreover, the new floating P+ in H-RR (or floating N+ in E-RR) is also located next to the aforementioned floating N+ in H-RR (or floating P+ in E-RR). The low-trigger N+ in H-RR (TN+) and lowtrigger P+ in E-RR (TP+) are also fabricated by the same processes as the N+ (or P+) region in the anode (or cathode) to ensure the V_{t1} within an acceptable range. As a positive ESD voltage (V_{ESD}) rising up to a certain level, the TN+/P-well/TP+ junction with a lowbreakdown voltage will breakdown first followed by the snapback of the parasitic transistors triggered by the avalanche current. The strong positive feedback of the parasitic BJTs is responsible for the considerably low $V_{\rm h}$ of the LVTSCR. In the HHV-SCR, the N+ in H-RR (or the P+ in E-RR) will recombine the minority carriers injected from the edge of anode P+ (or cathode N+), which reduces the current gain (β) of the parasitic PNP (or NPN) and eliminates the surface bipolar effect. Importantly, the P+ in H-RR (or the N+ in E-RR) blocks the surface low-resistance path by recombining the surface electrons (or holes). Compared with the H-RR without P+ (or E-RR without N+), the new P+ in H-RR (or the N+ in E-RR) provides the additional recombination to eliminate the surface electrons (or holes) injected from cathode (or anode) and those induced by impact ionization (shown in Fig. 3a), which brings about the further increasing of $V_{\rm h}$. By combining these modifications, a significant improvement in FOM is verified. The figure of merit (FOM) is cited from [7] and defined as the tolerable power density of single device given by FOM= $(V_h \cdot I_{t2})/(N \cdot W)$ to evaluate the V_h and I_{t2} performance of single device. Generally, accompanied by the improving of $V_{\rm h}$ performance, it still causes the degradation of $I_{\rm t2}$ due to the higher-power dissipation. Therefore, the higher FOM signifies the single device can achieve the higher current capability on the higher $V_{\rm h}$ level (*N* is the number of the stacking device; *W* is the device width).

Results and Discussion

Simulated results

The device characteristics were studied and simulated by TCAD Medici, where the corresponding models such as impact ionization and concentration-dependent mobility model were used. The simulated I-V curves of the LVTSCR and HHV-SCRs are shown in Fig. 2. The $V_{\rm h}$ of the LVTSCR is as low as 1.8 V, while the $V_{\rm h}$ of the HHV-SCR is improved from 4.6 V to 8.1 V with d1 decreased from 0.6 μ m to 0 μ m for d2 = 0.5 μ m. In fact, the smaller d1 is favored for improved recombination capability of N+ in H-RR (or P+ in E-RR) to obtain a lower β , which explains that the HHV-SCR always achieves the highest $V_{\rm h}$ for d1 = 0 μ m. The simulated results in Fig. 2b indicate that the $V_{\rm h}$ of HHV-SCR is further improved with d2 increased from 0.5 to 1 µm due to the increasing of device length. For demonstration, the P+ in H-RR (or N+ in E-RR) is also a key factor to

Table 2 List of Abbreviations

Abbreviation	Full name		
HHV-SCR	High-holding voltage silicon-controlled rectifier		
ESD	Electrostatic discharge		
TLP	Transmission line pulse		
H-RR	Hole recombination regions		
E-RR	Electron recombination regions		
ggNMOS	Gate grounded N-channel MOSFET		
LVTSCR	Low-voltage triggered SCR		





increase $V_{\rm h}$. The simulated results are shown in Fig. 2c. When the H-RR (or E-RR) with fixed d3 + d4 is completely formed by heavy doping N+ (or P+) (e.g., d3 = 3.5 μ m, d4 = 0 μ m), the simulated V_h is 7.1 V. By inserting the P+ inside H-RR and N+ inside E-RR with fixed d3 + d4 (e.g., $d3 = 2.5 \mu m$, $d4 = 1.0 \mu m$), the simulated $V_{\rm h}$ can be increased up to about 9.5 V. It can be inferred that the new P+ in H-RR (or N+ in H-RR) is effective in recombining surface avalanche electrons (or holes) to block the surface current path. Therefore, a higher $V_{\rm h}$ is required for the HHV-SCR to sustain the same holding current (I_h) . The recombination curve alone AA' line shown in Fig. 3a demonstrates the increasing of recombination rate induced by new P+ in H-RR (or N+ in E-RR). The TN+ and TP+ are adopted to ensure the V_{t1} within an acceptable range. By adjusting the d2 and d5 at the fixed d5 + d2 + d5, the V_{t1} of HHV-SCR can be significantly reduced from 12 V to 9.0 V to meet the design window of 5 V circuits with the negligible impact on $V_{\rm h}$, shown in Fig. 2d. The current distribution diagrams of the simulated devices at the holding point are

also shown in Fig. 3b, c, respectively. Compared with the current distribution in the HHV-SCR with d3 = 3.5 μ m, d4 = 0 μ m, the surface current path in proposed HHV-SCR is blocked due to the additional recombination rate benefited from P+ in H-RR and the N+ in E-RR.

Experimental Results

The fabricated devices are tested by TLP system. The total widths (W) of all tested SCR are 50 μ m and with single finger for the parameter's comparison (Table 1). All of the tested devices occupy the similar layout area. The device parameters are shown in Table 2. Figure 4a shows the TLP measurement curves of the HHV-SCRs with d2 =0.5 μ m (called devices B1) and the LVTSCR. According to the experimental results, the $V_{\rm h}$ of HHV-SCR is increased from 5.5 to 8.0 V with the d1 decreased from 0.6 μ m to 0.0 μ m, which is much higher than 1.8 V obtained in the conventional LVTSCR. As the d2 increases from 0.5 to 1 μ m, the corresponding HHV-SCRs (called devices B2) obtain a higher $V_{\rm h}$ shown in Fig. 4b. Considering the design window, the clamping voltage $(V_{\rm CL})$ under the given index is also a key parameter to evaluate clamping ability. From the tested results, the $V_{\rm CL}$ of single finger HHV-SCR is also kept within the acceptable range at the HBM = 2 kV (I_{TLP} =1.3 A) although the finger width is only 50 µm. However, all devices cannot provide the eligible $V_{\rm CL}$ under the stronger ESD stress due to the high $V_{\rm h}$ and large dynamic resistance $(R_{\rm dv})$ induced by undersized device width. For satisfying the higher on-chip ESD requirement, the finger width is extended to the acceptable 300 μ m for d1 = 0.6 μ m, d4 = 0.5 μ m, and d1 = 0.6 μ m, d4 = 0 μ m. The TLP testing shown in Fig. 5 demonstrates that the HHV-SCR with d4 = 0.5 μ m features the extremely low R_{dy} (about 0.7 Ω), superior ESD robustness ($I_{t2} > 10$ A) and high V_h of 6.7 V. It can be observed that the $V_{\rm CL}$ is as low as 6.7 V at the I_{TLP} = 5.4 A (HBM = 8 KV). Furthermore, the higher $V_{\rm h}$ benefited from P+ in H-RR (or N+ in E-RR) is also proved, as compared with the TLP curve of SCR with $d4 = 0 \mu m$. The tested results of 50 μm singlefinger devices are listed in Table 1.

Conclusion

A novel CMOS-process-compatible HHV-SCR is studied and measured by TCAD simulation and TLP system. Compared with the conventional LVTSCR, the HHV-SCR features significantly improved $V_{\rm h}$ (an improvement of over 450% in the $V_{\rm h}$ is achieved) and without sacrificing the chip area. Furthermore, the $V_{\rm h}$ of the HHV-SCR can be adjusted from 5.5 V to 8.1 V to satisfy the different $V_{\rm h}$ requirements with negligible degradation in $I_{\rm t2}$. In terms of $P_{\rm M}$, compared with the conventional LVTSCR, over 200% improvement is also achieved.

Acknowledgements

Not applicable.

Authors' Contributions

ZW proposed the novel structure and was a major contributor in writing the manuscript. ZQ was a major contributor in simulating the devices. LL drew the layouts and tested the devices. MQ verified the results and revised the manuscript. Others authors offered comments and revised the manuscript. All authors read and approved the final manuscript.

Funding

This work was supported in part by the National Natural Science Foundation of China under contract 61674027, in part by the China Postdoctoral Science Foundation Funded Project under Grant 2017/M612942, and in part by the Natural Science Foundation of Guangdong Province under grant 2016A030311022 and 2018A030310015, in part by the Applied Fundamental Research Project of Sichuan Province under grant 18YYJC0482, and in part by the Fundamental Research Funds for the Central Universities under grant ZYGX2016J210.

Availability of Data and Materials

All data generated or analyzed during this study are included in this published article.

Competing Interests

The authors declare that they have no competing interests.

Received: 24 January 2019 Accepted: 15 May 2019 Published online: 28 May 2019

References

- Vashchenko VA, Concannon A, terBeek M, Hopper P (2002) Comparison of ESD protection capability of lateral BJT, SCR and bidirectional SCR for highvoltage BiCMOS circuits, in Pro. BCTM:181–184. https://doi.org/10.1109/ BIPOL.2002.1042913
- Ker MD, Hsu KC (2005) Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Trans Device Mater Rel 5(2):235–249. https://doi.org/10.1109/TDMR.2005. 846824
- Liu Z, Liou JJ, Vinson J (2008) Novel silicon-controlled rectifier (SCR) for high-voltage electrostatic discharge (ESD) applications. IEEE Electron Device Letters 29(7):753–755. https://doi.org/10.1109/LED.2008.923711
- Huang YC, Ker M-D (2013) A Latchup-immune and robust SCR device for ESD protection in 0.25-µm 5-V CMOS process. IEEE Electron Device Letters 34(5):674–676. https://doi.org/10.1109/LED.2013.2252456
- Wang Z, Klebanov M, Cooper RB, Liang W, Courtney S, Liou JJ (2015) Nosnapback silicon-controlled rectifier for electrostatic discharge protection of high-voltage ICs. IEEE Electron Device Letters 36(11):1121–1123. https://doi. org/10.1109/LED.2015.2479612
- Huang X, Liou JJ, Liu Z, Liu F, Liu J, Cheng H (2016) A new high holding voltage dual-direction SCR with optimized segmented topology. IEEE Electron Device Letters 37(10):1311–1313. https://doi.org/10.1109/LED.2016. 2598063
- Dai CT, Ker MD (2016) ESD protection design with stacked high-holdingvoltage SCR for high-voltage pins in a battery-monitoring IC. IEEE Transactions on Electron Devices 63(5):1996–2002. https://doi.org/10.1109/ TED.2016.2544382
- Ker MD, Chiu PY, Shieh WT, Wang CC (2017) ESD protection design for touch panel control IC against latchup-like failure induced by system-level ESD test. IEEE Transactions on Electron Devices 64(2):642–645. https://doi. org/10.1109/TED.2016.2642042
- Qi Z, Qiao M, Zhou X, Yang W, Fang D, Cheng S, Zhang S, Li Z, Zhang B (2017) Investigation of a latch-up immune silicon controlled rectifier for robust ESD application. ISPSD:183–186. https://doi.org/10.23919/ISPSD.2017. 7988949
- Guan J, Wang Y, Hao S, Zheng Y, Jin X (2017) A novel high holding voltage dual-direction SCR with embedded structure for HV ESD protection. IEEE Electron Device Letters 38(12):1716–1719. https://doi.org/10.1109/LED.2017. 2766686

 Ker MD, Hsu SF (2006) Component-level measurement for transient induced latchup in CMOS ICs under system-level ESD considerations. IEEE Trans Device Mater Rel 6(3):461–472. https://doi.org/10.1109/TDMR.2006.882203

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Submit your manuscript to a SpringerOpen[⊗] journal and benefit from:

- ► Convenient online submission
- ► Rigorous peer review
- ► Open access: articles freely available online
- ► High visibility within the field
- ► Retaining the copyright to your article

Submit your next manuscript at **>** springeropen.com