

NANO EXPRESS

Open Access



Ge pMOSFETs with GeO_x Passivation Formed by Ozone and Plasma Post Oxidation

Yang Xu, Genquan Han , Huan Liu, Yibo Wang, Yan Liu, Jinping Ao and Yue Hao

Abstract

A comparison study on electrical performance of Ge pMOSFETs with a GeO_x passivation layer formed by ozone post oxidation (OPO) and plasma post oxidation (PPO) is performed. PPO and OPO were carried out on an Al₂O₃/n-Ge (001) substrate followed by a 5-nm HfO₂ gate dielectric in situ deposited in an ALD chamber. The quality of the dielectric/Ge interface layer was characterized by X-ray photoelectron spectroscopy and transmission electron microscopy. The PPO treatment leads to a positive threshold voltage (V_{TH}) shift and a lower I_{ON}/I_{OFF} ratio, implying a poor interface quality. Ge pMOSFETs with OPO exhibit a higher I_{ON}/I_{OFF} ratio (up to four orders of magnitude), improved subthreshold swing, and enhanced carrier mobility characteristics as compared with PPO devices. A thicker Al₂O₃ block layer in the OPO process leads to a higher mobility in Ge transistors. By comparing two different oxidation methods, the results show that the OPO is an effective way to increase the interface layer quality which is contributing to the improved effective mobility of Ge pMOSFETs.

Keywords: Germanium, Passivation, Ozone, Plasma, Post oxidation, Metal-oxide-semiconductor field-effect transistor (MOSFET)

Background


With conventional complementary metal-oxide-semiconductor (CMOS) devices approaching its physical limit, performance enhancement is hard to realize for high-speed semiconductor devices with silicon (Si) as the channel material. Replacing substrate or channel material with other material with high mobility is an imperative option. Germanium (Ge) has been considered as a promising alternative channel material owing to higher carrier mobility than that of Si. The MOSFET usually needs a high-quality oxide/semiconductor interface to reach high effective mobility. However, for quite a long history, Ge MOSFETs suffered from the high interface state density (D_{it}) caused by the poor thermal stability of GeO₂ and dangling bonds [1]. Thus, plenty of research has been carried out on Ge interface passivation.

Several approaches to achieving a high-quality Ge/dielectric interface layer have been reported, such as Si

passivation by uniformly depositing several Si monolayers on Ge substrate before dielectric epitaxy or self-passivation by forming GeO₂ on purpose [2, 3]. In order to form a high-quality GeO₂ layer, there are many oxidation processes to reduce D_{it} and improve thermal stability including high-pressure oxidation [4], ozone oxidation [5], H₂O plasma [6], and electron cyclotron resonance (ECR) plasma post oxidation [7].

In recent years, plenty of works have been reported that high-performance Ge MOSFET can be realized by post oxidation through Al₂O₃/Ge interface. In 2014, a Ge CMOS inverter was realized on a Ge-on-insulator (GeOI) substrate with GeO_x grown by rapid thermal annealing in pure oxygen ambient after 1 nm Al₂O₃ was deposited on Ge [8]. In ref. [7], Ge pMOSFETs and nMOSFETs with GeO_x passivation were fabricated with oxygen plasma post oxidation and temperature dependence of GeO_x thickness and electrical performance were also discussed. Thermal oxidation of Ge by ozone can be performed at a lower temperature, for ozone is more reactive than oxygen [5]. The impact of temperature on GeO_x thickness grown by ozone on Ge surface was


* Correspondence: hanguan@gmail.com; gqhan@xidian.edu.cn
State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, People's Republic of China




demonstrated. Ge pMOSFETs with GeO_x passivation fabricated by ozone post oxidation was also reported [9].

In this work, Ge pMOSFETs with GeO_x passivation are fabricated using ozone post oxidation (OPO) and oxygen plasma post oxidation (PPO) of the Al₂O₃/n-Ge interface. A comparison study on the electrical performance of Ge pMOSFETs with OPO and PPO is carried

out. All the processes except passivation are precisely controlled to be the same. The post oxidation was carried out after the Al₂O₃ block layer deposition that is different from [9] in which the post oxidation was after HfO₂ deposition. The mobility degeneration mechanism of *Coulomb* and roughness scattering is investigated. The impact of the thickness of the Al₂O₃ block layer on







device performance is also discussed. Overall, we demonstrate that OPO is a promising passivation technique for future Ge MOSFET fabrication.

Methods

Ge pMOSFETs were fabricated on 4-in. n-Ge (001) wafers with a resistivity of 0.14–0.183 Ω cm. Three different passivation processes were performed, and the key process steps are shown in Fig. 1a. The wafers were cleaned by

diluted HF (1:50) and deionized water for several cycles to remove the native oxide and then transferred into a plasma-enhanced atomic layer deposition PEALD (Picosun R200 Advanced) chamber immediately. Then, a thin Al_2O_3 film (~1 nm) was deposited at 300 °C with trimethylaluminium (TMA) and deionized water (H_2O) as the precursors of Al and O, respectively. Because the Al_2O_3/GeO_2 layer is too thin to have a precise oxygen atom ratio, we marked these two layers as AlO_x/GeO_x .





PPO was performed with the Litmas remote plasma source for 60 s. An ozone generator (IN USA AC series Ozone generators) with the input oxygen flow of 750 sccm was used for the OPO treatment in 50% O₃/O₂ ambient. Without breaking the vacuum, 60-cycle HfO₂ was then deposited on the top of AlO_x/GeO_x after PPO or OPO treatment at 300 °C using tetrakis dimethyl amino hafnium (TDMAHf) and H₂O as the precursors of Hf and O, respectively. A 100-nm TaN was then deposited by

reactive sputtering as gate metal. After gate patterning and etching, self-aligned BF²⁺ implantation into source/drain(S/D) regions with an energy of 20 keV and a dose of 1 × 10¹⁵ cm⁻² was carried out. A 20-nm Ni S/D metal was deposited and patterned by a lift-off process. Finally, rapid thermal annealing at 450 °C for 30 s for dopant activation and S/D ohmic contact was followed. The schematic and microscopy images of the fabricated Ge pMOSFETs are shown in Fig. 1b and c, respectively.




Table 1 Calculated properties of Ge pMOSFETs in three passivation conditions

	$D_{it}(10^{12} \text{ cm}^{-2} \text{ eV}^{-1})$	EOT(nm)	$R_{SD}(\Omega)$	$R_{CH}(\Omega/\mu\text{m})$
Wafer A	9.07	1.83	117	32.7
Wafer B	7.91	2.11	162	46.7
Wafer C	7.46	2.13	46.7	40.1

The cross section of TaN/HfO₂/AlO_x/GeO_x/Ge gate stack was depicted using a transmission electron microscope (TEM) to compare the impact of oxygen plasma or ozone on GeO_x formation. Figure 2a and b show the cross-sectional TEM images of TaN/HfO₂/AlO_x/GeO_x/Ge gate stack with PPO and OPO, respectively. The thickness of the amorphous HfO₂ layer in both devices is 6 nm. Wafer A with 60s PPO treatment have a distinct AlO_x/GeO_x layer between the HfO₂ and Ge substrates. This AlO_x/GeO_x layer in wafer B formed by 20 min OPO has an untidy margin. The thickness of the GeO_x layer is in accordance with the data in [10].

Results and Discussion

The output and transfer characteristics coupled with high-frequency gate-to-source capacitance-voltage (CV) were measured by Keithley 4200-SCS. Figure 3 shows the comparison of transfer and output characteristic of Ge pMOSFETs with three different formation conditions of the AlO_x/GeO_x passivation layer. All the devices on various wafers have a gate length (L_G) of 3 μm. Devices on wafer A exhibit a higher saturated drain current (I_{DS}) compared to the other two wafers. But wafers B and C with OPO show a much lower OFF-state current (I_{OFF}) compared with wafer A with PPO. It is also seen that

wafers B and C with OPO worked in enhancement mode and wafer A worked in depletion mode. It is inferred that, after PPO treatment, the n-Ge surface still remains to be p-type due to the high D_{it} value which has been discussed in [11]. Wafer C with a thicker Al₂O₃ block layer shows a positive V_{TH} shift compared with wafer B and a higher D_{it} than wafer B. It is observed from the output characteristics shown in Fig. 3b that, under a low gate voltage (V_{GS}), wafer A has a lower I_{DS} over wafers B and C due to the less-steep subthreshold swing (SS). When the V_{GS} increases, I_{DS} of wafer A is getting higher in comparison with the other two devices. Therefore, from Fig. 3 and TEM images in Fig. 2, the diffusion of the AlO_x/GeO_x layer may suppress the I_{OFF} thus resulting in an improvement of passivation effects.

Figure 4 summarizes the statistical results of the I_{ON}/I_{OFF} ratio and subthreshold swing of the devices on different wafers. Ge pMOSFETs with OPO exhibit a higher I_{ON}/I_{OFF} ratio (~ 4 orders of magnitude) and remarkably improved SS in comparison with PPO device, indicating a higher quality of the dielectric/channel interface. When compared with wafer B, wafer C exhibits a higher ON-state current (I_{ON}) but a lower I_{ON}/I_{OFF} ratio.

To further represent the interfacial layer quality of different post oxidation methods, wafers A, B, and C (dummy samples without HfO₂ and Gate metals) were tested by X-ray photoelectron spectroscopy (XPS). XPS measurement was carried out on three post oxidation dummy samples after PPO or OPO treatment without HfO₂ deposition and TaN sputtering. The stoichiometry of GeO_x in Al₂O₃/GeO/Ge samples was investigated with a monochromatic soft Al Kα (1486.6 eV) X-ray source. Ge 3d peaks and peak-differentiating analysis are




Fig. 7 Total resistance (R_T) versus gate length (L_G) of Ge pMOSFETs




Fig. 8 μ_{eff} versus Q_{inv} of Ge pMOSFETs with different passivation conditions. Ge transistors with 15 cycles Al_2O_3 + 20 min O_3 oxidation (wafer C) exhibit a peak μ_{eff} of $283 \text{ cm}^2/\text{V}\cdot\text{s}$. The impact of S/D resistance on μ_{eff} extraction was removed by the total resistance slope-based effective channel mobility extraction method [16]

shown in Fig. 5. The Ge $3d_{5/2}$ peak of the three samples is unified at 29.7 eV, and the chemical shifts of Ge $3d_{3/2}$, Ge^{1+} , Ge^{2+} , Ge^{3+} , and Ge^{4+} to Ge $3d_{5/2}$ are set to 0.6, 0.8, 1.8, 2.75, and 3.4 eV, respectively [12]. In Fig. 5b, wafer A shows that after a 60s PPO, the main Ge valence in GeO_x are Ge^{1+} and Ge^{3+} . A similar Ge valence state distribution is observed in wafer C, and a Ge^{3+} component is slightly increased. In Fig. 5b, wafer B shows that an OPO device with thinner (10 cycles) Al_2O_3 will further oxidize Ge^{1+} into Ge^{2+} , Ge^{3+} , and Ge^{4+} , while Ge^{1+} is significantly reduced.

The gate-to-source CV characteristics are shown in Fig. 6. From the 1-MHz CV curve, the D_{it} near midgap is estimated by Terman’s method [13], and an equivalent oxide thickness (EOT) value is also evaluated as listed in Table 1. Twenty-minute OPO (wafers B and C) results in a higher EOT as compared with PPO (wafer A). Wafer C exhibits a higher EOT over that of wafer B, due to the thicker Al_2O_3 as a blocking layer. It has been reported that the thickness of GeO_x on a bare Ge surface in O_3 ambient reaches saturation in a few minutes and

the saturation thickness is dominated by temperature instead of oxidation time [10]. So in this paper, the thickness of GeO_x by ozone post oxidation is saturated after a few minutes and the left oxidation time is only for annealing.

Figure 7 summarizes the total resistance (R_{T}) versus L_{G} of each device in this work. Here, R_{T} is defined as $V_{\text{DS}}/I_{\text{DS}}$ at $V_{\text{DS}} = 0.05 \text{ V}$ and $V_{\text{GS}} - V_{\text{TH}} = 1 \text{ V}$. The source/drain (S/D) series resistance (R_{SD}) and channel resistance (R_{CH}) can be extracted from the intercept and slope of the linear fitting of $R_{\text{T}}-L_{\text{G}}$ lines as shown in Fig. 7. The extracted R_{SD} and R_{CH} results are summarized in Table 1. Figure 7 shows that the Ge pMOSFETs with PPO exhibit a lower R_{SD} and R_{CH} which is consistent with the capacitance results shown in Fig. 6.

Effective hole mobility μ_{eff} was extracted based on a total resistance slope-based approach. In Fig. 8, we compare the μ_{eff} of our Ge pMOSFETs with PPO and OPO treatment with those of other reported Ge pMOSFETs [9, 14]. Q_{inv} is inversion charge density in the device channel. Ge pMOSFETs with OPO exhibit a higher peak

Table 2 Key device performance of Ge pMOSFETs in this work vs. other published results with OPO

	W/L (μm)	EOT (nm)	SS (mV/ dec.)	I_{ON} @ $V_{\text{DS}} = -0.5 \text{ V}$ $V_{\text{GS}} - V_{\text{TH}} = -0.8 \text{ V}$ ($\mu\text{A}/$ μm)	$I_{\text{ON}}/I_{\text{OFF}}$ @ $V_{\text{DS}} = -0.5$ V	μ_{eff} @ peak ($\text{cm}^2/\text{V}\cdot\text{s}$)	μ_{eff} @ $Q_{\text{inv}} = 5 \times 10^{12} \text{ cm}^{-2}$ ($\text{cm}^2/\text{V}\cdot\text{s}$)
Ref. [9]	—/5	0.6	85	15.8	$\sim 0.9 \times 10^3$	417	134
Ref. [14]	400/24	4.0	142	1.73	$\sim 2.3 \times 10^3$	268	184
This work wafer C	100/3	2.1	144	11.2	$\sim 4.8 \times 10^3$	283	222

μ_{eff} compared to the devices with PPO. Wafer C with a thicker Al_2O_3 block layer has a higher peak hole mobility of $283 \text{ cm}^2/\text{Vs}$ in comparison with wafer B with the thinner Al_2O_3 . Wafer A with PPO exhibits a lower high-field hole μ_{eff} with the devices with OPO, which is attributed to the lower roughness scattering. But, at low field, transistors on wafer A with PPO achieve a lower μ_{eff} than the OPO devices due to the higher coulomb scattering [15]. Only a few works about Ge pMOSFETs fabricated by ozone passivation have been reported. Here, a comparison of the key device performance between our devices and the reported Ge pMOSFETs treated with OPO [9, 14] are carried out, and the results are shown in Table 2. It is concluded that wafer C in this work achieves the high-field μ_{eff} enhancement and higher $I_{\text{ON}}/I_{\text{OFF}}$ as compared with the reported device treated with OPO. Besides, at a Q_{inv} of $5 \times 10^{12} \text{ cm}^{-2}$, wafer C demonstrates a $2.37\times$ higher μ_{eff} in comparison with the Si universal mobility. The I_{ON} of wafer C is slightly lower than that in Ref. [9] which is due to the larger EOT.

Conclusions

Ge pMOSFETs are realized with GeO_x passivation, which is formed by OPO or PPO treatment of $\text{Al}_2\text{O}_3/\text{n-Ge}$ in PEALD. The OPO devices exhibit the better transfer and output characteristics, the higher $I_{\text{ON}}/I_{\text{OFF}}$ ratio, the improved subthreshold swing, and the higher peak μ_{eff} compared to the PPO devices. For the 15-cycle OPO process, a thicker Al_2O_3 layer leads to a higher EOT value and an improved μ_{eff} in devices compared to the 10-cycle case. All the results in this work indicate that the OPO is an effective passivation way to achieve a high-quality Ge/dielectric interface and thus can be a promising candidate passivation technique for future Ge MOSFET fabrication.

Abbreviations

Al_2O_3 : Aluminum oxide; ALD: Atomic layer deposition; BF_3^+ : Boron fluoride ion; EOT: Equivalent oxide thickness; Ge: Germanium; GeO_x : Germanium oxide; HF: Hydrofluoric acid; HfO_2 : Hafnium dioxide; TEM: Transmission electron microscope; MOSFETs: Metal-oxide-semiconductor field-effect transistors; OPO: Ozone post oxidation; PPO: Plasma post oxidation; Q_{inv} : Inversion charge density; SS: Subthreshold swing; XPS: X-ray photoelectron spectroscopy; μ_{eff} : Effective hole mobility

Acknowledgements

Not applicable.

Funding

The authors acknowledge support from the National Natural Science Foundation of China under Grant No. 61534004, 61604112, 61622405, 61874081, and 61851406.

Availability of Data and Materials

The datasets supporting the conclusions of this article are included in the article.

Authors' Contributions

YX carried out the experiments and drafted the manuscript. GQH, YL, HL, YBW, and YX designed the experiments. GQH and YL helped to revise the manuscript. JPA and YH supported the study. All the authors read and approved the final manuscript.

Competing Interests

The authors declare that they have no competing interests.

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Received: 4 January 2019 Accepted: 26 March 2019

Published online: 05 April 2019

References

- Kita K, Suzuki S, Nomura H, Takahashi T, Nishimura T, Toriumi A (2008) Direct evidence of GeO volatilization from GeO_2/Ge and impact of its suppression on GeO_2/Ge metal-insulator-semiconductor characteristics. *Jpn J Appl Phys* 47:2349
- Tse K, Robertson J (2006) Defect passivation in HfO_2 gate oxide by fluorine. *Appl Phys Lett* 89:142914
- Lee C, Nishimura T, Tabata T, Wang S, Nagashio K, Kita K et al (2010) Ge MOSFETs performance: impact of Ge interface passivation. In: *Electron Devices Meeting (IEDM), 2010 IEEE International*, pp 18.1. 1–18.1. 4
- Lee CH, Tabata T, Nishimura T, Nagashio K, Toriumi A (2012) Oxidation rate reduction of Ge with O_2 pressure increase. *Appl Phys Express* 5:114001
- Kuzum D, Krishnamohan T, Pethe AJ, Okyay AK, Oshima Y, Sun Y et al (2008) Ge-interface engineering with ozone oxidation for low interface-state density. *IEEE Electron Device Lett* 29:328–330
- Liu L-J, Chang-Liao K-S, Fu C-H, Chen T-C, Cheng J-W, Li C-C et al (2013) Ultralow EOT and high mobility Ge pMOSFETs with in-situ H_2O plasma grown GeO_2 and HfON gate dielectric. In: *VLSI Technology, Systems, and Applications (VLSI-TSA), 2013 International Symposium on*, pp 1–2
- Zhang R, Lin JC, Yu X, Takenaka M, Takagi S (2014) Impact of plasma Postoxidation temperature on the electrical properties of $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$ pMOSFETs and nMOSFETs. *IEEE Trans Electron Devices* 61:416–422
- Wu H, Conrad N, Wei L, Ye PD (2014) First experimental demonstration of Ge CMOS circuits. In: *2014 IEEE International Electron Devices Meeting*, pp 9.3.1–9.3.4
- Zhang R, Tang X, Yu X, Li J, Zhao Y (2016) Aggressive EOT scaling of Ge pMOSFETs with $\text{HfO}_2/\text{AlO}_x/\text{GeO}_x$ gate-stacks fabricated by ozone postoxidation. *IEEE Electron Device Lett* 37:831–834
- Wang X, Xiang J, Zhao C, Ye T, Wang W (2017) Oxidation mechanism and surface passivation of germanium by ozone. In: *Electron Devices Technology and Manufacturing Conference (EDTM), 2017 IEEE*, pp 162–163
- Zhang W, Lou X, Xie Z, Chang H (2018) Band bending analysis of charge characteristics at GeO_2/Ge interface by x-ray photoemission spectroscopy. *J Phys D Appl Phys* 52:045101
- Wang X, Xiang J, Wang W, Xiong Y, Zhang J, Zhao C (2015) Investigation on the dominant key to achieve superior Ge surface passivation by GeO_x based on the ozone oxidation. *Appl Surf Sci* 357:1857–1862
- Terman LM (1962) An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes. *Solid State Electron* 5:285–299
- Zhou L, Wang X, Han K, Ma X, Wang Y, Xiang J et al (2019) Experimental investigation of remote coulomb scattering on mobility degradation of Ge pMOSFET by various PDA ambiances. *IEEE Trans Electron Devices*. 66:1669–1674. <https://doi.org/10.1109/TED.2019.2900801>
- Toriumi A, Nishimura T (2017) Germanium CMOS potential from material and process perspectives: be more positive about germanium. *Jpn J Appl Phys* 57:010101
- Niu G, Cressler JD, Mathew SJ, Subbanna S (1999) A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology. *IEEE Trans Electron Devices* 46:1912–1914