

NANO EXPRESS

Open Access



Effects of Annealing Ambient on the Characteristics of LaAlO₃ Films Grown by Atomic Layer Deposition

Lu Zhao, Hong-xia Liu^{*}, Xing Wang, Chen-xi Fei, Xing-yao Feng and Yong-te Wang

Abstract

We investigated the effects of different annealing ambients on the physical and electrical properties of LaAlO₃ films grown by atomic layer deposition. Post-grown rapid thermal annealing (RTA) was carried out at 600 °C for 1 min in vacuum, N₂, and O₂, respectively. It was found that the chemical bonding states at the interfacial layers (ILs) between LaAlO₃ films and Si substrate were affected by the different annealing ambients. The formation of IL was enhanced during the RTA process, resulting in the decrease of accumulation capacitance, especially in O₂ ambient. Furthermore, based on the capacitance-voltage characteristics of LaAlO₃/Si MIS capacitors, positive V_{FB} shifting tendency could be observed, indicating the decrease of positive oxide charges. Meanwhile, both trapped charge density and interface trap density showed decreased trends after annealing treatments. In addition, RTA process in various gaseous ambients can reduce the gate leakage current due to the enhancement of valence band offset and the reduction of defects in the LaAlO₃/Si structure in varying degrees.

Keywords: LaAlO₃, ALD, RTA, Interfacial property, Electrical property

Background

According to Moore's law, gate dielectrics applied in complementary metal oxide semiconductor (CMOS) devices with an equivalent oxide thickness (EOT) of no more than 1 nm are needed since the 45-nm technology node. Consequently, insulating materials with much higher dielectric constant than that of silicon oxide or oxynitrides are required to gain an acceptable gate leakage current and static power consumption [1]. Due to its appreciably high dielectric constant (20 ~ 25), large band gap (E_g > 5 eV), and valence band offset (VBO > 1 eV) relative to silicon, lanthanum aluminate (LaAlO₃) has been considered as one of the alternative materials to replace SiO₂ as the insulator [2, 3]. Benefit from its growth mechanism controlled by a self-limited surface reaction, atomic layer deposition (ALD) is being considered as a promising deposition technique to produce high quality high-k thin films with excellent conformality and precise thickness controllability [4]. However, ALD is a low-temperature deposition technique, thus high temperature

post-deposition annealing (PDA) is needed to eliminate trapped charges and dangling bonds in high-k dielectric films after the deposition process [5, 6]. In addition, the annealing treatment can also be of help to reduce interface trap density (D_{it}) at the insulator/semiconductor interfaces [7]. Unfortunately, PDA process can significantly increase the thickness of interfacial layer (IL) between high-k dielectric and Si substrate by the interdiffusion of the dielectric and silicon, resulting in the decrease of dielectric constant for insulators [8]. Besides, it has been reported that different annealing treatments affect high-k films and interfaces both structurally and electrically in varying degrees [9]. The interfacial properties, including the amount of oxide-trapped charges, fixed oxide charges, interface traps, oxygen vacancies, and dangling bonds, play an important role in determining the electrical characteristics of dielectric film [10].

In this paper, the effects of different annealing ambients on the physical and electrical characteristics of LaAlO₃ films grown on p-type Si substrate by ALD technique were investigated. Post-grown rapid thermal annealing was carried out at 600 °C for 1 min in vacuum, N₂, and O₂, respectively. Among, attentions were focused on the

* Correspondence: hxliu@mail.xidian.edu.cn

Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China

interfacial properties of LaAlO₃/Si structures to analyze the effects of different annealing ambients.

Methods

LaAlO₃ dielectric films were deposited on p-type Si (100) wafers by the Picosun R-150 atomic layer deposition reactor. Prior to the deposition, the wafers were treated with a 1:50 diluted HF solution to remove the native SiO₂, followed by a 60-s rinse in demineralized water. Under the deposition temperature of 300 °C, La(ⁱ-PrCp)₃ and TMA were used as the La and Al precursors, while O₃ was used as the oxygen source. Setting the pulse ratio of La and Al precursor as 3:1, the La:Al stoichiometric ratio of the deposited films is approximately 1:1 [11]. By varying the number of ALD cycles, LaAlO₃ films with the thickness of ~4 and ~10 nm were prepared. After the deposition of LaAlO₃ films, post-grown rapid thermal annealing (RTA) was carried out immediately at 600 °C for 1 min in vacuum, N₂, and O₂ ambients, respectively. The film thickness was measured by Woollam M2000D spectroscopic ellipsometry (SE). The microstructures of the gate insulators (LaAlO₃ dielectric) were observed by cross-sectional high resolution transmission electron microscopy (HRTEM) performed with the [100] direction [12] of the Si substrate. The chemical composition of the fabricated films was examined by time of flight secondary ion mass spectrometry (TOF-SIMS). The band structures of the films were examined by the X-ray photoelectron spectroscopy (XPS) measurements. All the wafers were etched by Ar⁺ for 10 s (0.26 nm/s) to remove the impurities on the film surface. In this experiment, the 10-nm LaAlO₃ film was used to obtain the XPS spectra for thick amorphous LaAlO₃, and the 4-nm LaAlO₃/Si structure was thin enough to obtain XPS spectra from both the LaAlO₃ film and the underlying silicon substrate. The electrical properties of the 4-nm LaAlO₃ films were measured using a metal-insulator semiconductor (MIS) capacitor structure. The MIS capacitors were fabricated by magnetron sputtering 150 nm Pt on the surface of the wafers through a shadow mask (metal gate with a diameter of 300 μm). The electrical properties, including capacitance-voltage (*C-V*), conductance-voltage (*G-V*), and leakage current density-voltage (*J-V*) characteristics, were measured using an Agilent B1500A analyzer.

For simplicity, the as-grown and annealed films in vacuum, N₂, and O₂ ambients were assigned as S1, S2, S3, and S4, respectively.

Results and Discussion

As shown in Fig. 1, O 1s XPS spectrums for the ~4-nm as-grown and annealed LaAlO₃ films in vacuum, N₂, and O₂ ambients were analyzed to investigate the chemical bonding states near the interface between the LaAlO₃ films and Si substrate. The peak position of C 1s




Fig. 1 O 1s XPS spectra of ~4-nm LaAlO₃ films S1 ~ S4

at 284.6 eV was used as the calibration reference. The O 1s core level spectra consists of five peaks, which are approximately at 529.0 eV (I), 530.7 eV (II), 531.6 eV (III), 532.2 eV (IV), and 532.8 eV (V). These peaks correspond to the chemical bonds of La–O–La, La–O–Al, Al–O–Al, La–O–H, and Si–O–Si, respectively [13, 14]. Among the five peaks, peak I and peak III come from chemical products La₂O₃ and Al₂O₃ in the deposition process. The high temperature annealing process promotes the fracture and recombination of chemical bonds, as a result, the amount of Al–O–Al decreases while the amount of La–O–Al increases. After the annealing treatments, slight variation for the La–O–La signal was observed since few La–O–La bonds were formed in the deposition process due to the high formation enthalpy of La₂O₃ [15]. Peak IV, related to La(OH)_x, may come from the hygroscopicity of the La₂O₃ [16]. After high temperature annealing treatments, significant decrease in the intensity of peak IV could be observed, indicating the reduction of hydroxyl groups [17]. It is found that the intensity of Peak V shows a more obvious increase when the annealing treatment was carried out in O₂ ambient compared with that in N₂ or vacuum ambient, indicating that more Si–O–Si bonds were formed during the RTA process in O₂ ambient. The Si–O–Si bonds are considered to come from SiO_x, which is a main component of IL between the LaAlO₃ film and silicon substrate [18].

So, it can be concluded that the formation of IL was enhanced during the RTA process, especially in O₂ ambient.

To further investigate the structural information at the dielectric/Si interface, cross-sectional HRTEM analyses for S1 and S4 are shown in Fig. 2. Both S1 and S4 exhibit an amorphous structure as no nanometer-sized crystal or long-range ordered crystal region was observed [19]. Compared with Fig. 2a, a much thicker amorphous transition region about ~2.7 nm between the deposited film and Si substrate is observed in Fig. 2b, indicating a much thicker IL formation during the annealing process in O₂ ambient. We attribute this difference of IL formation to the RTA-induced interdiffusion of LaAlO₃ films and silicon substrates. In order to address the evolution of the chemical composition at the LaAlO₃/Si interface and within the LaAlO₃ films, TOF-SIMS depth profiles of Si⁺, La⁺, SiO₃⁻, and OH⁻ clusters were acquired on S1 and S4, as shown in Fig. 3. The intensity of the signals was dealt with normalization method, and depth values were calibrated by HRTEM results. As shown in the depth profiles of Si⁺ and La⁺, during the annealing process, substrate Si atoms diffuse into the upper LaAlO₃ film, and the diffusion of La atoms in the opposite direction occurs simultaneously. HRTEM analysis reveals the existence of a thicker IL in S4, and now this result can be further confirmed from the intensity of SiO₃⁻ signals which suggest the extra presence of a SiO_x-like component coexisting with the La-based profile (La⁺) in the region at the nanolaminate/substrate interface for S4. Besides, compared with S1, the OH⁻ profile is reduced after annealing treatment in O₂ ambient, in good agreement with the XPS results.




Fig. 2 Cross-sectional HRTEM images of ~4-nm fabricated LaAlO₃ samples. **a** S1. **b** S4


Figure 4 shows the *C-V* and *G-V* characteristics of the fabricated MIS capacitors using the as-grown and annealed LaAlO₃ films as insulators. *C-V* characteristics were obtained by sweeping forward (bias from negative to positive) and backward (bias from positive to negative) at the frequency of 100 kHz. *G-V* curves were obtained simultaneously with the *C-V* curves measured with applied voltage sweeping from positive to negative. The accumulation capacitance values of the MIS capacitors using the fabricated LaAlO₃ films S1 ~ S4 as insulators were obtained to be 1.28, 1.20, 1.10, and 0.93 μF/cm², respectively. The annealing treatment of LaAlO₃ films in different ambients results in varying degrees of decrease in accumulation capacitance. In accordance with the XPS results shown in Fig. 1 and TOF-SIMS results shown in Fig. 3, such decreases in the accumulation capacitance are attributed to the formation of lower dielectric constant ILs, which primarily consist of SiO_x-like component and La-silicate, due to the interdiffusion of LaAlO₃ films and silicon substrates during the RTA treatment [20].

The flat band voltages (*V_{FB}*) of the capacitors were extracted from the simulation software named Hauser NCSU CVC program taking into account of quantum-mechanical effects [21]. Considering the work function difference between the p-type Si substrate and Pt electrode, the ideal *V_{FB}* should be 0.73 V. However, the actual *V_{FB}* swept backward for the as-grown LaAlO₃ film is 0.01 V, indicating the existence of effective positive oxide charges in the LaAlO₃ film, which may be attributed to the existence of positive fixed oxide charges and oxide-trapped charges. Compared with the as-grown LaAlO₃ film, positive *V_{FB}* shifts for the LaAlO₃ films annealed at 600 °C in vacuum, N₂, and O₂ ambients were observed to be 0.06, 0.33, and 0.51 V, respectively, revealing the reduction of positive oxide charges during the RTA treatments [22]. Assuming the two-dimensional distribution of traps in the vicinity of the interface contributing to the film capacitance, we investigated the charge trapping behavior through the *C-V* hysteresis characteristics. The trapped charge density (*N_{ot}*) can be estimated following the equations [23, 24]:

$$C_{ox} = C_{ac} \left[1 + \left(\frac{G_{ac}}{\omega C_{ac}} \right) \right] \tag{1}$$

$$N_{ot} = \frac{\Delta V_{FB} C_{ox}}{qA} \tag{2}$$

Where *C_{ox}* is the gate oxide capacitance, *C_{ac}* is the measured accumulation capacitance, *G_{ac}* is the conductance in accumulation region, *q* is the electron charge (1.602 × 10¹⁹ C), *A* is the electrode area, and *ω* is the angular frequency. The hysteresis width (*ΔV_{FB}*) of S1 ~ S4 were extracted to be 299, 135, 122, and 72 mV,



separately. Thus, using Eqs. (1) and (2), the N_{ot} values of S1 ~ S4 were determined to be 2.47×10^{12} , 1.03×10^{12} , 8.47×10^{11} , and $4.20 \times 10^{11} \text{ cm}^{-2}$, respectively. As expected, a visible decrease in N_{ot} could be observed after annealing treatments, indicating that the reduction of the oxide trapped charges, which may be attributed to the existence of oxygen vacancies, should be one of the causes leading to the positive shifts of V_{FB} . In addition, the larger decrease in the magnitude of N_{ot} for the LaAlO₃ film annealed in O₂ ambient may be owing to the further reduction of oxygen vacancies during the oxygen atmosphere annealing process [25].

Moreover, as shown in Fig. 4, varying degrees of humps in the $C-V$ curves could be observed, which may be caused by the existence of interfacial traps [26, 27]. Compared with Fig. 4a, it can be seen that the humps were reduced after the annealing treatments, especially in O₂ ambient. Considering this, the values of D_{it} for the fabricated MIS capacitors extracted from the Hill-Coleman single-frequency approximation were discussed, and the results are shown in Table 1. The D_{it} values for the fabricated MIS capacitors using S1 ~ S4 as insulator are about 9.65×10^{12} , 5.12×10^{12} , 4.29×10^{12} , and $2.50 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$, respectively. After the annealing treatments in different ambients, varying degrees of




Table 1 Various parameters for the fabricated MIS capacitors using S1 ~ S4 as insulators

Sample	C_{ox} ($\mu\text{F}/\text{cm}^2$)	V_{FB} (V) backward	ΔV_{FB} (mV)	N_{ot} (cm^{-2})	D_{it} ($\text{eV}^{-1}\text{cm}^{-2}$)	VBO (eV)
S1	1.32	0.01	299	2.47×10^{12}	9.65×10^{12}	3.24
S2	1.23	0.07	135	1.03×10^{12}	5.12×10^{12}	3.36
S3	1.12	0.34	122	8.47×10^{11}	4.29×10^{12}	3.46
S4	0.94	0.52	72	4.20×10^{11}	2.50×10^{12}	3.55

decrease in the values of D_{it} are observed, agreeing with the variation trend of the humps in the C - V curves. This phenomenon can be attributed to the decrease of defects and dangling bonds near the interface during the RTA process [28, 29].

To further investigate the interfacial properties between the LaAlO_3 films and Si substrate, the VBOs of LaAlO_3/Si structures were analyzed by XPS measurements. The VBOs of LaAlO_3 films relative to Si substrate were determined by a core level photoemission-based method similar to that of Kraut et al [30, 31] as illustrated in Fig. 5a. Accordingly, the VBO is given by Eq. (3):

$$\Delta E_V = (E_{\text{Si } 2p} - E_V)_{\text{Si}} - (E_{\text{Al } 2p} - E_V)_{\text{Thick LaAlO}_3} - (E_{\text{Si } 2p} - E_{\text{Al } 2p})_{\text{LaAlO}_3/\text{Si}} \quad (3)$$

Where $E_{\text{Si } 2p}$ is the binding energy of Si $2p$ shallow core level and $E_{\text{Al } 2p}$ is the binding energy of Al $2p$

shallow core level. Valence band maximum (E_V) is the binding energy corresponding to the top of the valence band (VB) for Si and LaAlO_3 , respectively. The positions of the E_V for both Si and dielectrics were determined by linearly extrapolating the segment of maximum negative slope to the background level [32].

Figure 5b, c shows the shallow core-level and VB spectra for bulk clean p-type Si(100) and thick 10-nm LaAlO_3 films, while Fig. 5d shows the shallow core-level spectrums for 4-nm LaAlO_3/Si structures. The energy difference for bulk p-type Si (100) between the XPS spectra of Si $2p$ and E_V was determined to be 98.9 ± 0.05 eV. Therefore, according to Eq. (3), the VBOs of as-grown and annealed LaAlO_3 films in vacuum, N_2 , and O_2 ambients relative to p-type Si substrate were measured to be 3.24 ± 0.1 , 3.36 ± 0.1 , 3.46 ± 0.1 , and 3.55 ± 0.1 eV, respectively. It is found that the VBO values of the LaAlO_3 films after annealing are obviously larger than that of the as-grown LaAlO_3 film, and the largest





Fig. 5 Band alignments of LaAlO_3/Si structures. **a** Schematic of band energy alignment diagram for a LaAlO_3/Si structure; XPS core level spectra of **b** Si $2p$ and valence band for bulk clean silicon, **c** Al $2p$ and valence band for 10-nm LaAlO_3 films, and **d** Si $2p$ and Al $2p$ for 4-nm LaAlO_3 films on p-Si(100)

VBO value was obtained in the O_2 case. The augment of the VBO values after annealing treatments is believed to benefit from the formation of SiO_x -like IL, which has much larger band offsets relative to silicon than that of $LaAlO_3$.

Figure 6 displays the leakage current density as a function of the applied electrical field of the films with the Pt/4-nm $LaAlO_3$ /p-type Si capacitor structures. The leakage current density for the as-grown $LaAlO_3$ film was determined to be $\sim 7.14 \times 10^{-4}$ A/cm² at the applied electrical field of -5 MV/cm. After being annealed, at the same applied electrical field, the leakage current density values of the fabricated MIS capacitors using $LaAlO_3$ films annealed in vacuum, N_2 , and O_2 ambients as insulators were measured to be $\sim 1.86 \times 10^{-4}$, $\sim 8.78 \times 10^{-5}$, $\sim 3.18 \times 10^{-5}$ A/cm², respectively. Significant decrease in the gate leakage current was observed after being annealed, especially for the O_2 case, in which a decrease of more than one order of magnitude was obtained. Such a decrease of leakage current density may be primarily attributed to the change of valence band offsets at the nanolaminate/Si interface during the high temperature annealing process. It has been reported that the gate leakage current for high-k dielectric depends exponentially on potential barriers, which vary with band offsets [33]. As mentioned above, among the as-grown and annealed samples in vacuum, N_2 , and O_2 ambients, the largest VBO value was obtained in O_2 -annealed $LaAlO_3$ /Si structure, providing an effective potential barrier to weaken the tunneling effect of electrons and holes in the MIS capacitor, resulting in lowest gate leakage current. In addition, the annealing treatment in O_2 ambient seems to serve as a most effective way to reduce oxygen vacancies, which may also give an explanation to the significant decrease of gate leakage current in S4.



Conclusions

In this paper, the effects of different annealing ambients on the physical and electrical properties of $LaAlO_3$ films grown by ALD were analyzed. It was found that the amount of hydroxyl groups decreased after annealing treatments. In addition, ILs are formed after annealing treatments, resulting in the decrease of accumulation capacitance values for $LaAlO_3$ films, especially in O_2 ambient. Compared with the ideal V_{FB} , the actual V_{FB} value for the as-grown $LaAlO_3$ dielectric was negatively shifted, indicating the existence of positive oxide charges. After RTA treatments in different ambients, oxygen vacancies and defects were reduced, resulting in positive V_{FB} shifts in varying degrees. Significant decrease in the leakage current density was found when the $LaAlO_3$ films were annealing treated, especially for the $LaAlO_3$ film annealed in O_2 ambient, in which a decrease of more than one order of magnitude was found. Such a decrease in the leakage current density may be primarily attributed to the larger values of valence band offsets and the reduction of oxygen vacancies near the $LaAlO_3$ /Si interface.

Abbreviations

ALD: Atomic layer deposition; CMOS: Complementary metal oxide semiconductor; C-V: Capacitance-voltage; D_{it} : Interface trap density; EOT: Equivalent oxide thickness; E_v : Valence band maximum; G-V: Conductance-voltage; HRTEM: High resolution transmission electron microscopy; IL: Interfacial layer; J-V: Leakage current density-voltage; MIS: Metal-insulator semiconductor; N_{ot} : Trapped charge density; PDA: Post-deposition annealing; RTA: Rapid thermal annealing; SE: Spectroscopic ellipsometry; TOF-SIMS: Time of flight secondary ion mass spectrometry; VB: Valence band; VBO: Valence band offset; V_{FB} : Flat band voltage; XPS: X-ray photoelectron spectroscopy; ΔV_{FB} : Hysteresis width of V_{FB}

Funding

The authors gratefully acknowledge the financial supports for this work from the National Natural Science Foundation of China (Grant Nos. 61376099 and 61434007) and the Foundation for Fundamental Research of China (Grant No. JSZL2016110B003). The National Natural Science Foundation of China and the Foundation for Fundamental Research of China did neither participate in the design of the study nor in the collection, analysis, and interpretation of data or the writing of the manuscript. We thank Xiao Yan for the valuable assistance and excellent technical support for the HRTEM measurement.

Authors' Contributions

LZ generated the research idea, analyzed the data, and wrote the paper. LZ, XW, and CxF carried out the experiments and the measurements. XyF and YtW participated in the discussions. HxL has given the final approval of the version to be published. All authors read and approved the final manuscript.

Competing Interests

The authors declare that they have no competing interests.

Authors' Information

LZ, XW, and CxF are PhD students in the Xidian University. HxL is a professor in the Xidian University. XyF and YtW are Master students in the Xidian University.

Received: 21 November 2016 Accepted: 1 February 2017

Published online: 10 February 2017

References

- Lee BH, Oh J, Tseng HH, Jammy R, Huff H (2006) Gate stack technology for nanoscale devices. *NMDC IEEE* 1:206–207
- Wang X, Liu HX, Fei CX, Yin SY, Fan XJ (2015) Silicon diffusion control in atomic-layer-deposited $\text{Al}_2\text{O}_3/\text{La}_2\text{O}_3/\text{Al}_2\text{O}_3$ gate stacks using an Al_2O_3 barrier layer. *Nanoscale Res Lett* 10:141
- Kim WH, Maeng WJ, Moon KJ, Myoung JM, Kim H (2010) Growth characteristics and electrical properties of La_2O_3 gate oxides grown by thermal and plasma-enhanced atomic layer deposition. *Thin Solid Films* 519:362–6
- Swaminathan S, Sun Y, Pianetta P, McIntyre PC (2011) Ultrathin ALD- Al_2O_3 layers for Ge(001) gate stacks: local composition evolution and dielectric properties. *J Appl Phys* 110:094105
- Lee BH, Song SC, Choi R, Kirsch P (2008) Metal electrode/high-k dielectric gate-stack technology for power management. *IEEE T Electron Dev* 55:8–20
- Kao CH, Chan TC, Chen KS, Chung YT, Luo WS (2010) Physical and electrical characteristics of the high-k Nd_2O_3 polyoxide deposited on polycrystalline silicon. *Microelectron Reliab* 50:709–712
- Khairnar AG, Mahajan AM (2013) Effect of post-deposition annealing temperature on RF-sputtered HfO_2 thin film for advanced CMOS technology. *Solid State Sci* 15:24–28
- Yousif A, Jafer RM, Som S, Duvenhage MM, Coetsee E, Swart HC (2016) The effect of different annealing temperatures on the structure and luminescence properties of $\text{Y}_2\text{O}_3:\text{Bi}^{3+}$ thin films fabricated by spin coating. *Appl Surf Sci* 365:93–98
- Luo S, Chu PK, Liu W, Zhang M, Lin C (2006) Origin of low-temperature photoluminescence from SnO_2 nanowires fabricated by thermal evaporation and annealed in different ambients. *Appl Phys Lett* 88:183112–183114
- Lee PF, Dai JY, Wong KH, Chan HLW, Choy CL (2003) Study of interfacial reaction and its impact on electric properties of Hf-Al-O high-k gate dielectric thin films grown on Si. *Appl Phys Lett* 82:2419–2421
- Fei CX, Liu HX, Wang X, Fan XJ (2015) The influence of process parameters and pulse ratio of precursors on the characteristics of $\text{La}_{1-x}\text{Al}_x\text{O}_3$ films deposited by atomic layer deposition. *Nanoscale Res Lett* 10:180
- Schamm S, Coulon PE, Miao S, Vollkos SN, Lu LH, Lamagna L et al (2009) Chemical/structural nanocharacterization and electrical properties of ALD-grown $\text{La}_2\text{O}_3/\text{Si}$ interfaces for advanced gate stacks. *J Electrochem Soc* 156:H1–6
- Kim HC, Woo SH, Lee JS, Kim HG, Kim YC, Lee HR, Jeon HT (2010) The effects of annealing ambient on the characteristics of La_2O_3 films deposited by RPALD. *J Electrochem Soc* 157:H479–H482
- Ali K, Choi KH, Jo J, Yun WL (2014) High rate roll-to-roll atmospheric atomic layer deposition of Al_2O_3 thin films towards gas diffusion barriers on polymers. *Mater Lett* 136:90–94
- Krishnaswamy K, Dreyer CE, Janotti A, Van de Walle CG (2014) Structure and energetics of LaAlO_3 (001) surfaces. *Phys Rev B* 90:235436
- Calmels L, Coulon PE, Schamm-Chardon S (2011) Calculated and experimental electron energy-loss spectra of La_2O_3 , $\text{La}(\text{OH})_3$, and LaOF nanophases in high permittivity lanthanum-based oxide layers. *Appl Phys Lett* 98:243116
- Swerts J, Gielis S, Vereecke G, Hardy A, Dewulf D, Adelman C, Van Bael MK, Van Elshocht S (2011) Stabilization of ambient sensitive atomic layer deposited lanthanum aluminates by annealing and in situ capping. *Appl Phys Lett* 98:102904
- Qiu XY, Liu HW, Fang F, Ha MJ, Liu ZG, Liu JM (2006) Interfacial properties of high-k dielectric CaZrO_3 films deposited by pulsed laser deposition. *Appl Phys Lett* 88:182907–3
- Liu KC, Tzeng WH, Chang KM, Huang JJ, Lee YJ, Yeh PH, Chen PS, Lee HY, Chen F, Tsai MJ (2011) Investigation of the effect of different oxygen partial pressure to LaAlO_3 thin film properties and resistive switching characteristics. *Thin Solid Films* 520:1246–1250
- Kim HD, Jeong SW, You MT, Roh Y (2006) Effects of annealing gas (N_2 , N_2O , O_2) on the characteristics of $\text{ZrSi}_2\text{O}_7/\text{ZrO}_2$ high-k gate oxide in MOS devices. *Thin Solid Films* 515:522–525
- Hauser JR, Ahmed K (1998) Characterization of ultra-thin oxides using electrical C-V and I-V measurements. *AIP Conf Proc* 449:235
- Miotti L, Bastos KP, Driemeier C, Edon V, Hugon MC, Agius B, Baumvol IJR (2005) Effects of post-deposition annealing in O_2 on the electrical characteristics of LaAlO_3 films on Si. *Appl Phys Lett* 87:022901
- SZE SM, NG KK (2006) *Physics of semiconductor devices*, Thirdrdn edn. John Wiley & Sons Inc, Hoboken, New Jersey, pp 223–236
- Nicollian EH, Brews JR (1982) *MOS physics and technology*. John Wiley & Sons, Inc, New York, p 223
- Wang SY, Lee DY, Huang TY, Wu JW, Tseng TY (2010) Controllable oxygen vacancies to enhance resistive switching performance in a ZrO_2 -based RRAM with embedded Mo layer. *Nanotechnology* 21:495201–495206
- Suzuki T, Kouda M, Ahmet P, Iwai H, Kakushima K, Yasuda T (2012) La_2O_3 gate insulators prepared by atomic layer deposition: optimal growth conditions and $\text{MgO}/\text{La}_2\text{O}_3$ stacks for improved metal-oxide-semiconductor characteristics. *J Vac Sci Technol A* 30:051507
- Sahu BS, Ahn JK, Xian CJ, Yoon SG, Srivastava P (2008) Experimental investigation of interfacial and electrical properties of post-deposition annealed $\text{Bi}_2\text{Mg}_{2/3}\text{Nb}_{4/3}\text{O}_7$ (BMN) dielectric films on silicon. *J Phys D Appl Phys* 41:135311
- Scorticati D, Illiberi A, Bor TC, Eijt SWH, Schut H, Römer GRBE, Gunnewiek KM, Lenferink ATM, Kniknie BJ, Joy MR, Dorenkamper MS, Lange DF, Otto C, Borsari D, Soppe WJ, Veld AJ H i't (2015) Thermal annealing using ultra-short laser pulses to improve the electrical properties of Al_2ZnO thin films. *Acta Mater* 98:327–335
- Zhu LQ, Liu YH, Zhang HL, Xiao H, Guo LQ (2014) Atomic layer deposited Al_2O_3 films for anti-reflectance and surface passivation applications. *Appl Surf Sci* 288:430–434
- Kraut EA, Grant RW, Waldrop JR, Kowalczyk SP (1980) Precise determination of the valence-band edge in X-ray photoemission spectra: application to measurement of semiconductor interface potentials. *Phys Rev Lett* 44:1620–1623
- Kraut EA, Grant RW, Waldrop JR, Kowalczyk SP (1983) Semiconductor core-level to valence-band maximum binding-energy differences: precise determination by X-ray photoelectron spectroscopy. *Phys Rev B* 28:1965–1977
- Zhu Y, Jain N, Mohata DK, Datta S, Lubyshev D, Fastenau JM, Liu AK, Hudait MK (2013) Band offset determination of mixed As/Sb type-II staggered gap heterostructure for n-channel tunnel field effect transistor application. *J Appl Phys* 113:024319
- Lu HL, Yang M, Xie ZY, Geng Y, Zhang Y, Wang PF, Sun QQ, Ding SJ, Zhang DW (2014) Band alignment and interfacial structure of ZnO/Si heterojunction with Al_2O_3 and HfO_2 as interlayers. *Appl Phys Lett* 104:161602

Submit your manuscript to a SpringerOpen® journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► springeropen.com