

# SCIENTIFIC REPORTS



OPEN

## Design and fabrication of high-performance diamond triple-gate field-effect transistors

Jiangwei Liu<sup>1</sup>, Hirotaka Ohsato<sup>2</sup>, Xi Wang<sup>1</sup>, Meiyong Liao<sup>3</sup> & Yasuo Koide<sup>4</sup>


Received: 08 June 2016  
Accepted: 15 September 2016  
Published: 06 October 2016

The lack of large-area single-crystal diamond wafers has led us to downscale diamond electronic devices. Here, we design and fabricate a hydrogenated diamond (H-diamond) triple-gate metal-oxide-semiconductor field-effect transistor (MOSFET) to extend device downscaling and increase device output current. The device's electrical properties are compared with those of planar-type MOSFETs, which are fabricated simultaneously on the same substrate. The triple-gate MOSFET's output current ( $174.2 \text{ mA mm}^{-1}$ ) is much higher than that of the planar-type device ( $45.2 \text{ mA mm}^{-1}$ ), and the on/off ratio and subthreshold swing are more than  $10^8$  and as low as  $110 \text{ mV dec}^{-1}$ , respectively. The fabrication of these H-diamond triple-gate MOSFETs will drive diamond electronic device development forward towards practical applications.

Semiconductor diamond has some extraordinary physical properties, including a wide band gap energy (5.47 eV), a low dielectric constant (5.7), a theoretical high breakdown field ( $10 \text{ MV cm}^{-1}$ ), high carrier saturation velocity ( $1.5\text{--}2.7 \times 10^7$  and  $0.85\text{--}1.2 \times 10^7 \text{ cm s}^{-1}$  for electrons and holes, respectively)<sup>1,2</sup>, highest thermal conductivity ( $22 \text{ W cm}^{-1} \text{ K}^{-1}$ ), and high carrier mobility ( $4500$  and  $3800 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for electrons and holes, respectively)<sup>3</sup>. According to the figures of merit quoted for diamond and other semiconductor materials<sup>4</sup>, diamond-based electronic devices have the highest power-frequency product, the highest thermal limitation, and the lowest power-loss at high frequencies. Diamond is therefore considered the most suitable material for fabrication of next-generation high-power, high-frequency, high-temperature, low-power-loss, and energy-saving electronic devices<sup>5</sup>. Because the activation energies of diamond dopants are much higher than the room temperature thermal energy, many diamond electronic devices have been fabricated on hydrogenated diamond (H-diamond) channel layers<sup>6–11</sup>. The H-diamond can accumulate holes on its surface with a sheet hole density ( $p_{\text{sheet}}$ ) of  $10^{12}\text{--}10^{13} \text{ cm}^{-2}$ . In fact, exposure of H-diamond to a  $\text{NO}_2$  ambient<sup>12</sup> or annealing of oxygen-terminated diamond in an  $\text{NH}_3$  ambient<sup>13</sup> can produce  $p_{\text{sheet}}$  for H-diamond of as high as  $10^{14} \text{ cm}^{-2}$ . Recently, fabrication processes for H-diamond metal-oxide-semiconductor field-effect transistors (MOSFETs) have been developed. The maximum drain-source current ( $I_{\text{DS,max}}$ ) of a MOSFET at room temperature fabricated on  $\text{NO}_2$ -treated H-diamond<sup>14</sup> was as much as  $-1.35 \text{ A mm}^{-1}$  under conditions of gate-source voltage ( $V_{\text{GS}}$ ), drain-source voltage ( $V_{\text{DS}}$ ), and gate length ( $L_{\text{G}}$ ) of  $-5 \text{ V}$ ,  $-12 \text{ V}$ , and  $0.4 \mu\text{m}$ , respectively. The cut-off frequency of the device was more than  $10 \text{ GHz}$  over a wide  $V_{\text{GS}}$  range of approximately  $10.0 \text{ V}$ . In addition, the operational performance of H-diamond-based MOSFETs was comparable to that of SiC- or GaN-based MOSFETs in high temperature ( $400 \text{ }^\circ\text{C}$ ) and high voltage ( $500 \text{ V}$ ) operation<sup>15</sup>.

While these H-diamond-based MOSFETs showed excellent electrical properties, the absence of large-area single-crystal diamond wafers has hindered their development for widespread practical applications. This issue has led us to downscale diamond electronic devices. In our previous studies<sup>16,17</sup>, downscaled H-diamond MOSFETs were fabricated by eliminating the interspacing between the source/drain and gate contacts ( $L_{\text{S/D-G}}$ ). The on-resistance ( $R_{\text{ON}}$ ) of the H-diamond MOSFET without  $L_{\text{S/D-G}}$  ( $29.7 \Omega \text{ mm}$ ) was considerably lower than the corresponding device with  $L_{\text{S/D-G}}$  ( $208.4 \Omega \text{ mm}$ ). The device's current output and extrinsic transconductance ( $g_m$ ) of the former were also around seven times higher than those of the latter. Other studies that focused on downscaling of the  $L_{\text{G}}$  for H-diamond MOSFETs were also reported<sup>18</sup>. The shortest  $L_{\text{G}}$  for the single crystalline H-diamond MOSFETs were downscaled to be around  $100 \text{ nm}$ . Recently, triple-gate MOSFET architecture has

<sup>1</sup>International Center for Young Scientists, National Institute for Materials Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan. <sup>2</sup>Nanofabrication Platform, NIMS, 1-2-1 Sengen, Tsukuba, Ibaraki 305-0047, Japan. <sup>3</sup>Optical and Electronic Materials Unit, NIMS, 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan. <sup>4</sup>Research Network and Facility Services Division, NIMS, 1-2-1 Sengen, Tsukuba, Ibaraki, 305-0047, Japan. Correspondence and requests for materials should be addressed to J.L. (email: liu.jiangwei@nims.go.jp)



**Figure 1.** Fabrication of fin-patterned H-diamond and triple-gate MOSFETs. (a,b) Fabrication routines for the fin-patterned H-diamond and triple-gate MOSFETs, respectively. (c) Top view of the entire sample surface. Three ohmic contacts fell off during the fabrication process. (d) Top view of two triple-gate H-diamond MOSFETs. (e) Top view of two planar-type H-diamond MOSFETs.


been developed in the Si-, InGaAs-, and GaN-based MOSFETs to extend device downscaling, reduce leakage current, and control device short channel effects<sup>19–27</sup>. Also, because the triple-gate MOSFET can allow carriers to travel in both its planar and lateral sides, the device current output is much higher than that of a planar-type device with the same area. The fabrication of H-diamond triple-gate MOSFETs is therefore promising for extension of device downscaling and enhancement of the device electrical properties.

Here, we describe the design and fabrication of H-diamond triple-gate MOSFETs on a single crystalline diamond substrate. The electrical properties of these devices are compared with those of planar-type MOSFETs. The absolute  $I_{DS,max}$  of the triple-gate MOSFET is  $174.2 \text{ mA mm}^{-1}$ , which is much higher than the  $45.2 \text{ mA mm}^{-1}$  value of the planar-type device. In addition, the on/off ratio and the subthreshold swing (SS) of the H-diamond triple-gate MOSFET are higher than  $10^8$  and as low as  $110 \text{ mV dec}^{-1}$ , respectively.

## Results

**Fin-patterned H-diamond and triple-gate MOSFET fabrication.** Figure 1 shows the fabrication process flows for (a) fin-patterned H-diamond MOSFETs and (b) triple-gate MOSFETs, (c) the top view of the entire sample surface, (d) the top view of two triple-gate H-diamond MOSFETs, and (e) the top view of two planar-type H-diamond MOSFETs. To form the fin patterns on the diamond (001) substrate, a tungsten (W) metal layer was first sputtered using an automatic sputtering system to cover the entire substrate surface [Fig. 1(a)-1]. The positive photoresist FEP-171 was then coated on the sample and exposed using an electron beam (EB) lithography system to form fin models [Fig. 1(a)-2]. After the photoresist was developed, the W metal and the diamond substrate at the photoresist-free area were dry-etched in  $\text{SF}_6$  and  $\text{O}_2$  ambients, respectively, using an inductively-coupled plasma reactive ion etching (ICP-RIE) system [Fig. 1(a)-3 and 4]. The residual W metal was cleaned again in the  $\text{SF}_6$  ambient to form fin patterns on the diamond surface [Fig. 1(a)-5]. Then, the H-diamond epitaxial layer was grown on the substrate by microwave plasma chemical vapour deposition (MPCVD) to form fin-patterned H-diamond [Fig. 1(a)-6].

After the formation of fin-patterned H-diamond, the triple-gate MOSFETs were then fabricated [Fig. 1(b)]. The fin-patterned H-diamond was first etched in an  $\text{O}_2$  ambient using a capacitively-coupled plasma RIE (CCP-RIE) system to form a mesa structure [Fig. 1(b)-1]. Palladium/titanium/gold (Pd/Ti/Au) ohmic contacts were then evaporated on the fin-patterned H-diamond to form the source/drain electrodes using an electron-gun (E-gun) evaporation system [Fig. 1(b)-2]. The aluminium oxide ( $\text{Al}_2\text{O}_3$ ) gate insulator layer which has been used for the fabrication of high-performance diamond MOS devices in the previous reports<sup>14,15,28</sup> and the aluminium (Al) gate electrode were then deposited to cover the entire sample surface by atomic layer deposition (ALD) and ultra-high-vacuum (UHV) sputtering techniques, respectively [Fig. 1(b)-3]. Then, the sample was coated with PMGI-SF6S/FEP-171 bilayer photoresists and exposed using the EB lithography system to form gate models. After development of the photoresists, the Al and  $\text{Al}_2\text{O}_3$  layers on the photoresist-free areas were wet-etched using mixed Al etching acid and tetramethylammonium hydroxide (TMAH) solutions, respectively. Finally, the photoresists were lifted off in an N-methylpyrrolidone (NMP) solution, and the fabrication of the triple-gate




**Figure 2. Surface and interface morphologies.** (a,b) SEM images of the fin-patterned diamond substrate. (c) SEM image of the triple-gate MOSFET. (d–g) Interfacial TEM images of the triple-gate H-diamond MOSFET.

H-diamond MOSFETs was complete [Fig. 1(b)–4]. Planar-type MOSFETs were also fabricated simultaneously with the triple-gate devices on the same diamond substrate. Figure 1(c) shows a top view of the entire surface of the sample. The total number of designed MOSFETs was 128. However, three ohmic contacts fell off during the fabrication process. The top views of triple-gate and planar-type H-diamond MOSFETs are shown in Fig. 1(d,f), respectively. The  $L_G$ ,  $L_{S/D-G}$ , and gate width ( $W_G$ ) for these devices were 500 nm, 500 nm, and 100.5  $\mu\text{m}$ , respectively.

**Surface and interface morphologies.** Figure 2 shows scanning electron microscopy (SEM) [Fig. 2(a–c)] images of the fin-patterned diamond substrate and triple-gate MOSFET, and transmission electron microscopy (TEM) [Fig. 2(d–g)] images of interface of the triple-gate H-diamond MOSFET. As shown in the SEM images [Fig. 2(a,b)], the total width of the diamond fin pattern and the fin length are 100.5 and 7  $\mu\text{m}$ , respectively. Both the fin width and the interspacing between fins are 500 nm. The fin height was confirmed using a 3D-measurement laser microscope to be 500 nm. Obvious gate, source, and drain contacts for the H-diamond triple-gate MOSFET can be seen in Fig. 2(c). After H-diamond epitaxial layer growth by the MPCVD technique, the fin length and width increased to 7.8  $\mu\text{m}$  and 600 nm, respectively. The interspacing between fins and the fin height both decreased to 400 and 340 nm, respectively [Fig. 2(d)]. The H-diamond epitaxial layer thickness is approximately 50 nm [Fig. 2(e)]. Figure 2(f) shows a high-resolution TEM image for the zoom of the left adjacent fins in the Fig. 2(d). The angle between two adjacent fins is 60°. The two inclined active planes of each fin in the triple-gate MOSFETs are the  $(\pm \frac{\sqrt{3}}{3} 01)$  sides. The equivalent  $W_G$  for the triple-gate MOSFET can be calculated to be 139.6  $\mu\text{m}$ . The ALD- $\text{Al}_2\text{O}_3$  layer thickness is approximately 27.9 nm, which is in good agreement with the measurement results obtained using an ellipsometer system. An interfacial layer with thickness of around 0.6 nm exists between H-diamond and  $\text{Al}_2\text{O}_3$  [Fig. 2(g)], and a similar layer is also observed at the AlN/H-diamond interface<sup>29</sup>. The origins of these layers are still under discussion at present, however, the layers are possibly a result of reactions between the oxides or nitrides and the surface adsorbates on the H-diamond epitaxial layer<sup>30</sup>.

**Electrical properties of triple-gate and planar-type MOSFETs.** Figure 3 shows (a) and (b) schematic diagrams of the triple-gate and planar-type H-diamond MOSFETs, respectively, (c) gate leakage current ( $I_{G,leak}$ ) for the triple-gate and planar-type MOSFETs, and (d) and (e) drain-source current versus voltage ( $I_{DS}-V_{DS}$ ) characteristics for the triple-gate and planar-type MOSFETs, respectively. Both triple-gate and planar-type MOSFETs have the same  $L_G$ ,  $W_G$ , and  $L_{S/D-G}$ . The difference for them is the existence of fin-patterns on the diamond substrate for the triple-gate MOSFET. The  $I_{G,leak}$  curves for the MOSFETs were measured with the  $V_{GS}$  changing from 30.0 to  $-10.0$  V. At the  $V_{GS}$  of  $-10.0$  V, the holes are accumulated at the  $\text{Al}_2\text{O}_3$ /H-diamond interface and the MOSFETs are at on-states. The  $I_{G,leak}$  of the triple-gate MOSFET is  $1.4 \times 10^{-10}$  A, which is higher than that of the planar-type one of  $2.3 \times 10^{-12}$  A. This is possibly ascribed to the longer equivalent  $W_G$  and rougher etching surface for the triple-gate MOSFET than those for the planar-type one. The  $I_{G,leak}$  density for the planar-type MOSFET can be calculated to be  $4.6 \times 10^{-6}$  A  $\text{cm}^{-2}$  using the  $I_{G,leak}$  divided by area of gate electrode ( $5.025 \times 10^{-7}$   $\text{cm}^2$ ). It is one order higher than that of the  $\text{Al}_2\text{O}_3$ /H-diamond MOS capacitor<sup>31</sup> of  $1.1 \times 10^{-7}$  A  $\text{cm}^{-2}$ . Since the fabrication



**Figure 3. Electrical properties of the triple-gate and planar-type MOSFETs.** (a,b) Schematic diagrams of the triple-gate and planar-type MOSFETs, respectively. (c) The  $I_{G,leak}$  curves for the triple-gate and planar-type MOSFETs. Green cycle and red square curves represent the  $I_{G,leak}$  of the triple-gate and planar-type MOSFETs, respectively. (d,e)  $I_{DS}-V_{DS}$  characteristics for the triple-gate and planar-type MOSFETs, respectively. The  $V_{GS}$  is varied from  $-10.0$  to  $20.0$  V in steps of  $+1.0$  V.

process for MOSFET is more complicated than that for MOS capacitor, the device damage during fabrication for the former is more serious than that for the latter, which possibly leads to the higher  $I_{G,leak}$  for the MOSFET. At the  $V_{GS}$  of  $30.0$  V, holes are difficult to be accumulated at the  $Al_2O_3$ /H-diamond interface and MOSFETs are at off-states. The  $I_{G,leak}$  for the triple-gate MOSFET is  $1.8 \times 10^{-12}$  A, which is lower than that for the planar-type one of  $1.3 \times 10^{-10}$  A.


The  $V_{GS}$  is varied from  $-10.0$  to  $20.0$  V in steps of  $+1.0$  V for measurement of the  $I_{DS}-V_{DS}$  characteristics of the triple-gate and planar-type MOSFETs [shown in Fig. 3(d,e), respectively]. The  $I_{DS}$  for the planar-type MOSFET was normalized with the  $W_G$  of  $100.5 \mu m$ . That for the triple-gate MOSFET was normalized with its equivalent  $W_G$  of  $139.6 \mu m$ . Both MOSFETs show obvious  $p$ -type channel and pinch-off characteristics. There are also good linear relationships between  $I_{DS}$  and low  $V_{DS}$  for both devices, which indicate good ohmic contact between the Pd/Ti/Au and H-diamond channel layers. The absolute  $I_{DS,max}$  for the triple-gate MOSFET is  $174.2 \text{ mA mm}^{-1}$ , which is much higher than the value of  $45.2 \text{ mA mm}^{-1}$  obtained for the planar-type device. The value of  $R_{ON}$  can be extracted from the linear region of the  $I_{DS}-V_{DS}$  characteristics, and is  $31.9$  and  $98.0 \Omega \text{ mm}$  for the triple-gate and planar-type MOSFETs, respectively. The  $R_{ON}$  for the triple-gate H-diamond MOSFET is composed of the fin pattern channel resistance beneath the  $Al_2O_3$  insulator ( $R_{CH}$ ), the fin pattern H-diamond surface resistance with the  $L_{SD-G}$  of  $500 \text{ nm}$  ( $2R_{SD}$ ), and the Pd/Ti/Au ohmic contact resistance ( $2R_C$ ). Because  $2R_C$  is much smaller than  $R_{CH}$  and  $2R_{SD}$ , it can be neglected here<sup>32</sup>. By combining the  $R_{ON}$  value of another two triple-gate MOSFETs with the  $L_{SD-G}$  of  $1.0$  and  $2.0 \mu m$  (The electrical properties of them are shown in Fig. S1 of the Supplementary Information),  $R_{CH}$  and  $2R_{SD}$  for the triple-gate MOSFET can be deduced to be  $23.8$  and  $8.1 \Omega \text{ mm}$ , respectively.

The transfer characteristics that correspond to the  $I_{DS}-V_{DS}$  curves are shown in Fig. 4. The on/off ratio of the triple-gate MOSFET is higher than  $10^8$  [Fig. 4(a)], and is the same level as that of the planar-type device [Fig. 4(d)]. The SS is an important parameter for evaluation of MOSFET power consumption, and is defined as the inverse slope of  $\log |I_{DS}|$  versus  $V_{GS}$ . The SS is  $110 \text{ mV dec}^{-1}$  for the triple-gate MOSFET at a  $V_{DS}$  of  $-10.0$  V [Fig. 4(a)]. This value is much lower than that of the planar-type device of  $460 \text{ mV dec}^{-1}$  [Fig. 4(d)]. There is also a relationship between the SS and the interfacial trap charge density ( $D_{it}$ ) of  $SS = \frac{kT}{q} \ln(10) \left( 1 + \frac{C_{H-diamond} + qD_{it}}{C_{Al_2O_3}} \right)$ .

Here,  $k$ ,  $T$ ,  $q$ ,  $C_{H-diamond}$  and  $C_{Al_2O_3}$  are Boltzmann's constant ( $8.62 \times 10^{-5} \text{ eV K}^{-1}$ ), room temperature ( $298.15 \text{ K}$ ), the elementary charge ( $1.6 \times 10^{-19} \text{ C}$ ), the capacitance of the H-diamond, and the capacitance of the  $Al_2O_3$  layer, respectively.  $C_{Al_2O_3}$  can be calculated using the equation  $C_{Al_2O_3} = \frac{\epsilon_0 \epsilon_{Al_2O_3}}{d_{Al_2O_3}}$  to be  $0.171 \mu F \text{ cm}^{-2}$ , where  $\epsilon_0$ ,  $\epsilon_{Al_2O_3}$ , and  $d_{Al_2O_3}$  are the dielectric constant of a vacuum ( $8.85 \times 10^{-12} \text{ F m}^{-1}$ ), the dielectric constant of  $Al_2O_3$  ( $5.4$ )<sup>31</sup>, and the thickness of the  $Al_2O_3$  layer ( $27.9 \text{ nm}$ ), respectively. If  $C_{H-diamond}$  can be neglected in the deep-subthreshold region, the  $D_{it}$  values for the triple-gate and planar-type MOSFETs are then calculated to be  $8.95 \times 10^{11}$  and  $7.14 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , respectively. The threshold voltage ( $V_{TH}$ ) values of the MOSFETs can be determined based on  $-\sqrt{|I_{DS}|}$  as functions of  $V_{GS}$ , and are  $10.2 \pm 0.1$  and  $7.6 \pm 0.1 \text{ V}$  for the triple-gate and planar-type MOSFETs, respectively [Fig. 4(b,e)].

The following relationship exists between  $R_{ON}$ ,  $V_{TH}$ , and effective mobility ( $\mu_{eff}$ ):

$$R_{ON} = R_{CH} + 2R_{SD} = \left[ \left( \frac{\partial I_{DS}}{\partial V_{DS}} \right)_{V_{DS}=0} \right]^{-1} = \frac{L_G}{W_G \cdot \mu_{eff} \cdot C_{Al_2O_3} \cdot (V_{GS} - V_{TH})} + 2R_{SD}. \text{ The values of } R_{ON}, L_G, W_G, C_{Al_2O_3}, V_{GS}, V_{TH}, \text{ and } 2R_{SD} \text{ for the triple-gate MOSFET are } 31.9 \Omega \text{ mm, } 500 \text{ nm, } 139.6 \mu m, 0.171 \mu F \text{ cm}^{-2}, -10.0 \text{ V,}$$



**Figure 4.** Transfer characteristics of  $I_{DS}$ - $V_{DS}$  for triple-gate and planar-type MOSFETs. (a-c) The  $\log |I_{DS}|$ - $V_{GS}$ ,  $-\sqrt{|I_{DS}|}$ - $V_{GS}$ , and  $g_m$ - $V_{GS}$  characteristics of the triple-gate MOSFET, respectively. (d-f) The  $\log |I_{DS}|$ - $V_{GS}$ ,  $-\sqrt{|I_{DS}|}$ - $V_{GS}$ , and  $g_m$ - $V_{GS}$  characteristics of the planar-type MOSFET, respectively.

	$ I_{DS,max} $ (mA mm <sup>-1</sup> )	$R_{ON}$ (Ω mm)	On/off	SS (mV dec <sup>-1</sup> )	$D_H$ (eV <sup>-1</sup> cm <sup>-2</sup> )	$V_{TH}$ (V)	$g_{m,max}$ (mS mm <sup>-1</sup> )
Triple-gate	174.2	31.9	>10 <sup>8</sup>	110	$8.95 \times 10^{11}$	10.2 ± 0.1	15.3 ± 0.1
Planar-type	45.2	98.0	>10 <sup>8</sup>	460	$7.14 \times 10^{12}$	7.6 ± 0.1	3.8 ± 0.1

**Table 1.** Electrical properties of the triple-gate and planar-type MOSFETs.

10.2 ± 0.1 V, and 8.1 Ω mm, respectively. The  $\mu_{eff}$  of the fin-patterned H-diamond channel layer can be calculated to be  $6.1 \pm 0.5$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. This is lower than the value for the planar-type device of  $38.7 \pm 0.5$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> that was reported previously<sup>33</sup>, and can possibly be attributed to the increased surface roughness at the etching area for the fin-patterned H-diamond channel layer. The extrinsic transconductance ( $g_m$ ) is determined based on the slope of the  $I_{DS}$ - $V_{GS}$  curve. The maximum  $g_m$  ( $g_{m,max}$ ) values for the triple-gate and planar-type MOSFETs are  $15.3 \pm 0.1$  and  $3.8 \pm 0.1$  mS mm<sup>-1</sup>, respectively [Fig. 4(c,f)].

### Discussion

The H-diamond triple-gate MOSFET has been fabricated and characterized to compare with those of the corresponding planar-type device, and these properties are summarized in Table 1. While the equivalent  $W_G$  of the triple-gate MOSFET is only 1.4 times longer than  $W_G$  for the planar-type device, the absolute  $I_{DS,max}$  for the former (174.2 mA mm<sup>-1</sup>) is around four times larger than the corresponding value for the latter (45.2 mA mm<sup>-1</sup>). This was confirmed again using another triple-gate MOSFET, as shown in Fig. S2 of the Supplementary Information. It was previously reported that the inclined H-diamond (111) plane had a higher  $p_{sheet}$  than the planar H-diamond (001) plane<sup>34</sup>. In this study, because each fin of the triple-gate MOSFET has two inclined ( $\pm\sqrt{3}/01$ ) planes, it is natural to believe that the  $p_{sheet}$  of the fin-patterned H-diamond channel layer must be higher than that of the planar H-diamond (001) layer. This is possibly the reason for the higher  $I_{DS,max}$  and lower  $R_{ON}$  obtained for the triple-gate MOSFET in comparison to the theoretical values. The  $I_{DS,max}$  for the triple-gate MOSFET is still much lower than that of the NO<sub>2</sub>-treated H-diamond-based MOSFET ( $-1.35$  A mm<sup>-1</sup>)<sup>14</sup>, which possibly attributed to the higher hole density for the NO<sub>2</sub>-treated H-diamond channel layer and the poor crystalline quality of the large-area diamond wafer<sup>35</sup> used in this study. We have also attempted to fabricate the triple-gate MOSFET without the  $L_{S/D-G}$ . The electrical properties of the resulting device are shown in Fig. S3 of the Supplementary Information. While the  $I_{DS,max}$  of this device is as much as 251.4 mA mm<sup>-1</sup>, the output current cannot be controlled well with changes in  $V_{GS}$ . In the triple-gate MOSFET without the  $L_{S/D-G}$ , the Al<sub>2</sub>O<sub>3</sub>/Al gate layers also cover the source/drain ohmic contacts. During the Al<sub>2</sub>O<sub>3</sub>/Al etching process [Fig. 1(b)-4], strong damage may possibly occur at the edge area, which could lead to high gate leakage and poor electrical properties for the resulting MOSFET. The on/off ratios of both the triple-gate and planar-type MOSFETs are higher than 10<sup>8</sup>, and are thus high enough for practical applications.  $D_H$  for the triple-gate MOSFET ( $8.95 \times 10^{11}$  eV<sup>-1</sup> cm<sup>-2</sup>) is lower than that for the planar-type device ( $7.14 \times 10^{12}$  eV<sup>-1</sup> cm<sup>-2</sup>), which leads to the SS of the triple-gate MOSFET (110 mV dec<sup>-1</sup>) being much lower than that of the planar-type MOSFET (460 mV dec<sup>-1</sup>). The  $V_{TH}$  for the triple-gate MOSFET is larger than that for the planar-type MOSFET, which is possibly attributed to the higher  $p_{sheet}$  for the fin-pattern H-diamond channel layer. Both  $V_{TH}$  values are much higher than zero for the MOSFETs, which indicates that the

devices operate with depletion modes. Recently, control conditions for the fabrication of depletion/enhancement mode H-diamond MOSFETs have been verified<sup>36</sup>. Therefore, it is promising for fabrication of enhancement-mode H-diamond triple-gate MOSFETs in future work. The  $g_{m,max}$  ( $15.3 \pm 0.1 \text{ mS mm}^{-1}$ ) of the triple-gate MOSFET is much higher than that of the planar-type device ( $3.8 \pm 0.1 \text{ mS mm}^{-1}$ ).

In conclusion, the H-diamond triple-gate MOSFETs have been fabricated on a single crystalline diamond substrate. The electrical properties of these devices are compared with those of planar-type MOSFETs. The absolute  $I_{DS,max}$  of the triple-gate MOSFET is  $174.2 \text{ mA mm}^{-1}$ , which is much higher than the  $45.2 \text{ mA mm}^{-1}$  value of the planar-type device. In addition, the on/off ratio and the SS of the H-diamond triple-gate MOSFET are higher than  $10^8$  and as low as  $110 \text{ mV dec}^{-1}$ , respectively. The fabrication of these high-performance H-diamond triple-gate MOSFETs will drive the development of diamond electronic devices forward towards practical applications.

## Methods

**Fin-patterned H-diamond fabrication.** The CVD single crystalline diamond (001) substrate, with dimensions of  $5.0 \times 5.0 \times 0.3 \text{ mm}$  was purchased from EDP Corp. It was cleaned in a mixed acid solution ( $\text{H}_2\text{SO}_4$  and  $\text{HNO}_3$  with a volume ratio of 1:1) for 3 h at  $300^\circ\text{C}$ . The W metal was sputtered on the diamond substrate at 300 W in an Ar gas ambient using an automatic sputtering system (JSP-8000, ULVAC, Kanagawa, Japan). The W layer thickness and sputtering time were 200 nm and 30 min, respectively. The W/diamond sample was coated with FEP-171 positive photoresist using a spin-coater with a rotation rate and time of 5000 rpm and 1 s, respectively. The baking temperature and time for the FEP-171 photoresist were  $120^\circ\text{C}$  and 2 min, respectively. After exposure using the EB lithography system (ELS-7000, Elionix, Tokyo, Japan), the sample was developed in a TMAH solution for 1.5 min. The W metal was then etched via a Bosch process with  $\text{SF}_6$  and  $\text{C}_4\text{F}_8$  gases using the ICP-RIE dry etching system (MUC-21, Sumitomo Precision Products, Hyogo, Japan). The  $\text{SF}_6$  and  $\text{C}_4\text{F}_8$  flow rates were 75 and 60 sccm, respectively, and their plasma powers were 175 and 150 W, respectively. The diamond at the photoresist-free area was etched using the same equipment in an  $\text{O}_2$  gas ambient. The etching power, the  $\text{O}_2$  flow rate, the chamber pressure, and the etching time were 400 W, 10 sccm, 0.5 Pa, and 25 min, respectively. After cleaning of the residual W, the fin-patterned diamond substrate was formed. Then, the H-diamond epitaxial layer was grown using the MPCVD system (AX5200S, Seki Technotron Corp., Tokyo, Japan). Before growth commenced, the fin-patterned diamond substrate was annealed in the MPCVD chamber at  $1000^\circ\text{C}$  for 20 min to clean off any surface contamination. The growth temperature, time, and chamber pressure for the H-diamond epitaxial layer were  $900\text{--}940^\circ\text{C}$ , 20 min, and 80 Torr, respectively. The  $\text{H}_2$  and  $\text{CH}_4$  flow rates were 500 and 0.5 sccm, respectively.

**Triple-gate MOSFET fabrication.** The fabrication of the triple-gate  $\text{Al}_2\text{O}_3/\text{H-diamond}$  MOSFETs was based on a combination of EB lithography, CCP-RIE dry etching, E-gun evaporation, ALD, UHV sputtering, wet etching, and lift-off techniques. The PMGI-SF6S/FEP-171 bilayer photoresists were sequentially coated on the fin-patterned H-diamond substrate. The baking conditions for the FEP-171 layer were given above. The baking temperature and time for the PMGI-SF6S layer were  $180^\circ\text{C}$  and 5 min, respectively. The H-diamond channel layer was etched in an  $\text{O}_2$  ambient at a pressure of 10 Pa using the CCP-RIE system (RIE-200NL, Samco, Kyoto, Japan) to form the mesa structure. The plasma power and the etching time were 50 W and 1.5 min, respectively. The Pd/Ti/Au ohmic contact was formed using the E-gun evaporation system (RDEB-1206K, R-DEC Co. Ltd., Ibaraki, Japan), where the Pd metal layer was evaporated first to contact with the fin-patterned H-diamond surface. The Pd, Ti, and Au layer thicknesses were 10, 20, and 100 nm, respectively. The evaporation rates for these layers were 0.05, 0.05, and  $0.2 \text{ nm s}^{-1}$ , respectively. The chamber pressure was in the  $1.0\text{--}2.5 \times 10^{-5}$  Pa range. The  $\text{Al}_2\text{O}_3$  gate insulator and the Al gate electrode were deposited sequentially on the fin-patterned H-diamond channel layer using the ALD (SUNALE R-100B, Picosun, Tokyo, Japan) and UHV sputtering (LS-420R, Biemtron, Ibaraki, Japan) systems, respectively. The precursors for the ALD- $\text{Al}_2\text{O}_3$  layer were  $\text{Al}(\text{CH}_3)_3$  and water vapour. The pulse and purge times for both precursors were 0.1 and 4.0 s, respectively. The deposition temperature was  $120^\circ\text{C}$ . The plasma power, the chamber pressure, the Ar gas flow rate, and the deposition time for Al metal sputtering were 50 W, 0.3 Pa, 10 sccm, and 7 min, respectively. The Al metal was then wet etched using a mixed acid solution (volume ratio of  $\text{H}_3\text{PO}_4:\text{HNO}_3:\text{CH}_3\text{COOH}:\text{H}_2\text{O}$  of 16:2:2:1) for 1 min. The  $\text{Al}_2\text{O}_3$  insulator was wet etched using the TMAH solution for 10 min. The photoresists were removed using an NMP solution at room temperature for 3 h.

**Measurement system.** The surface morphology of the fin-patterned diamond substrate was investigated using the SEM system (S-4800, Hitachi, Tokyo, Japan). The sample was prepared for TEM measurements using a focused ion beam-SEM (Xvision-200DB, SII Co., Chiba, Japan) system. TEM measurements were performed using the JEM-2100F system with an accelerating voltage of 200 kV. The fin pattern height was measured using a 3D-measurement laser microscopy system (OLS-4000, Olympus, Tokyo, Japan). The  $\text{Al}_2\text{O}_3$  film thickness was measured using an ellipsometer system (MARY-102FM, Five Lab, Saitama, Japan). The electrical properties of the MOSFETs were measured using an MX-200/B prober (Vector Semiconductor Corp., Tokyo, Japan) and a B1500A parameter analyser (Agilent, Tokyo, Japan). The  $I_{G,leak}$  curves for the MOSFETs were obtained by measuring current-voltage relationships between the gate and source contacts. The  $I_{DS}\text{--}V_{DS}$  characteristics for the MOSFETs were obtained by measuring current-voltage relationships between the drain and source contacts with the change of  $V_{GS}$ .

## References

1. Reggiani, L. *et al.* Hole-drift velocity in natural diamond. *Phys. Rev. B* **23**, 3050–3057 (1981).
2. Wort, C. J. H. & Balmer, R. S. Diamond as an electronic material. *Mater. Today* **11**, 22–28 (2008).
3. Isberg, J. *et al.* High carrier mobility in single-crystal plasma-deposited diamond. *Science* **297**, 1670–1672 (2002).

4. Baliga, B. J. Power semiconductor device figure of merit for high-frequency applications. *IEEE Electron Dev. Lett.* **10**, 455–457 (1989).
5. May, P. W. Diamond thin films: a 21<sup>st</sup>-century material. *Phil. Trans. R. Soc. Lond. A* **358**, 473–495 (2000).
6. Kawarada, H., Aoki, M. & Ito, M. Enhancement mode metal-semiconductor field effect transistors using homoepitaxial diamonds. *Appl. Phys. Lett.* **65**, 1563–1565 (1994).
7. Kubovic, M. Microwave performance evaluation of diamond surface channel FETs. *Diam. Relat. Mater.* **13**, 802–807 (2004).
8. Russell, S. A. O., Sharabim, S., Tallaire, A. & Moran, D. A. J. Hydrogen-terminated diamond field-effect transistors with cutoff frequency of 53 GHz. *IEEE Electron Dev. Lett.* **33**, 1471–1473 (2012).
9. Yun, Y. *et al.* Electrical properties of Al/CaF<sub>2</sub>/i-diamond metal-insulator-semiconductor field-effect-transistor fabricated by ultrahigh vacuum process. *Jpn. J. Appl. Phys.* **37**, L1293–L1296 (1998).
10. Liu, J. W. *et al.* Diamond logic inverter with enhancement mode metal-insulator-semiconductor field-effect transistor. *Appl. Phys. Lett.* **105**, 082110 (2014).
11. Kueck, D. *et al.* AlN as passivation for surface channel FETs on H-terminated diamond. *Diam. Relat. Mater.* **19**, 932–935 (2010).
12. Sato, H. & Kasu, M. Maximum hole concentration for hydrogen-terminated diamond surfaces with various surface orientations obtained by exposure to highly concentrated NO<sub>2</sub>. *Diam. Relat. Mater.* **31**, 47–49 (2013).
13. Imura, M. *et al.* Development of AlN/diamond heterojunction field-effect transistors. *Diam. Relat. Mater.* **24**, 206–209 (2012).
14. Hirama, K. *et al.* Diamond field-effect transistors with 1.3 A/mm drain current density by Al<sub>2</sub>O<sub>3</sub> passivation layer. *Jpn. J. Appl. Phys.* **51**, 090112 (2012).
15. Kawarada, H. *et al.* C-H surface diamond field effect transistors for high temperature (400 °C) and high voltage (500 V) operation. *Appl. Phys. Lett.* **105**, 013510 (2014).
16. Liu, J. W. *et al.* Low on-resistance diamond field-effect transistor with high-*k* ZrO<sub>2</sub> as dielectric. *Sci. Rep.* **4**, 6395 (2014).
17. Liu, J. W. *et al.* Diamond field effect transistors with a high-dielectric constant Ta<sub>2</sub>O<sub>5</sub> as gate material. *J. Phys. D: Appl. Phys.* **47**, 245102 (2014).
18. Hirama, K. *et al.* High-performance *p*-channel diamond MOSFETs with alumina gate insulator. *IEDM Tech. Dig.* 873–876 (2007).
19. Nowak, E. J. Maintaining the benefits of CMOS scaling when scaling bogs down. *IBM J. RES. & Dev.* **46**, 169–180 (2002).
20. Doyle, B. S. *et al.* High performance fully-depleted tri-gate CMOS transistors. *IEEE Electron Dev. Lett.* **24**, 263–265 (2003).
21. Crupi, F. *et al.* Reliability comparison of triple-gate versus planar SOI FETs. *IEEE Trans. Electron Dev.* **53**, 2351–2357 (2006).
22. Lee, C. W. *et al.* High-temperature performance of silicon junctionless MOSFETs. *IEEE Trans. Electron Dev.* **57**, 620–625 (2010).
23. Radosavljevic, M. *et al.* Non-planar, multi-gate InGaAs quantum well field effect transistors with high-*k* gate dielectric and ultra-scaled gate-to-drain/gate-to-source separation for low power logic applications. *IEEE Electron Dev. Meet.* 6.1.1–6.1.4 (2010).
24. Huang, C. H. & Li, Y. M. Electrical characteristic of InGaAs multiple-gate MOSFET devices. *Simul. Semicon. Proc. Dev.* 357–360 (2015).
25. Lu, B., Matioli, E. & Palacios, T. Tri-gate normally-off GaN power MOSFET. *IEEE Electron Dev. Lett.* **33**, 360–362 (2012).
26. Chen, S. H. *et al.* High-performance III-V MOSFET with nano-stacked high-*k* gate dielectric and 3D fin-shaped structure. *Nanoscale Res. Lett.* **7**, 431 (2012).
27. Im, K. S. *et al.* High-performance GaN-based nanochannel FinFETs with/without AlGaIn/GaN heterostructure. *IEEE Trans. Electron Dev.* **60**, 3012–3018 (2013).
28. Kovi, K. K., Vallin, Ö., Majdi, S. & Isberg, J. Metal-oxide-semiconductor capacitors on boron-doped diamond. *IEEE Electron Dev. Lett.* **36**, 603–605 (2015).
29. Pietzka, C. *et al.* Analysis of diamond surface channel field-effect transistors with AlN passivation layers. *J. Appl. Phys.* **114**, 114503 (2013).
30. Maier, F. *et al.* Origin of surface conductivity in diamond. *Phys. Rev. Lett.* **85**, 3472–3475 (2000).
31. Liu, J. W. *et al.* Electrical properties of atomic layer deposited HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> multilayer on diamond. *Diam. Relat. Mater.* **54**, 55–58 (2015).
32. Wang, W. *et al.* Palladium Ohmic contact on hydrogen-terminated single crystal diamond film. *Diam. Relat. Mater.* **59**, 90–94 (2015).
33. Liu, J. W., Liao, M. Y., Imura, M. & Koide, Y. Normally-off HfO<sub>2</sub>-gated diamond field effect transistors. *Appl. Phys. Lett.* **103**, 092905 (2013).
34. Hirama, K. *et al.* High-performance *p*-channel diamond metal-oxide-semiconductor field-effect transistors on H-terminated (111) surface. *Appl. Phys. Express* **3**, 044001 (2010).
35. Furuhashi, M. & Fujimori, N. Fabrication of colorless single crystal diamonds using “Direct wafer fabrication technique”. *Proc. Jpn. Dia. Symp.* **103**, 8–9 (2015).
36. Liu, J. W. *et al.* Control of normally on/off characteristics in hydrogenated diamond metal-insulator semiconductor field-effect transistors. *J. Appl. Phys.* **118**, 115704 (2015).

## Acknowledgements

This work was supported by JSPS KAKENHI (Grant No. K8324) and the International Center for Young Scientists (ICYS) of the National Institute for Materials Science (NIMS). The work was also supported in part by the NIMS Nanofabrication Platform in the Nanotechnology Platform project and a Fundamental Research A (No. 25249054) project sponsored by the Ministry of Education, Culture, Sports, and Technology (MEXT), Japan. The authors would like to thank Drs K. Najima and S. Tanigawa at the Nanofabrication Platform in NIMS for providing technical support.

## Author Contributions

J.L. and Y.K. supervised the project. J.L. designed and carried out all experiments. H.O. helped with the experiments in EB lithography and ICP-RIE dry etching, and with the SEM measurements. X.W. helped with the TEM measurements. M.L. helped with the analysis of the experimental results. J.L. wrote the manuscript with important input from all authors.

## Additional Information

**Supplementary information** accompanies this paper at <http://www.nature.com/srep>

**Competing financial interests:** The authors declare no competing financial interests.

**How to cite this article:** Liu, J. *et al.* Design and fabrication of high-performance diamond triple-gate field-effect transistors. *Sci. Rep.* **6**, 34757; doi: 10.1038/srep34757 (2016).



This work is licensed under a Creative Commons Attribution 4.0 International License. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in the credit line; if the material is not included under the Creative Commons license, users will need to obtain permission from the license holder to reproduce the material. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>

© The Author(s) 2016