GUEST EDITORIAL

Introduction to the special issue on "High performance analog circuits and design methodologies"

Roni Khazaka · Yasuaki Inoue

Published online: 26 October 2014

© Springer Science+Business Media New York 2014

This special issue in the SPRINGER Journal of Analog Integrated Circuits and Signal Processing is published with four papers. We called for papers related to "High performance analog circuits and design methodologies" mainly from those presented at the 2013 International Conference on Analog VLSI Circuits (AVIC 2013). Two papers are selected from this conference.

The Research Committee on Electronic Circuits of the Institute of Electrical Engineers of Japan (IEEJ) organized AVIC 2013 in Montreal, Canada on October 16–18, 2013, in cooperation with the IEEE Montreal Section. This conference is the successor of the former International Analog VLSI Workshop. Its purpose is to exchange information, ideas and recent research results on analog VLSI circuits and their applications.

The first paper, "IC Implementation of an Interstitial Cell-based CPG Model," by Saeki et al. suggests a central pattern generator (CPG) model in which swing and stance patterns produced by interstitial cells generate low-frequency

patterns through a low-capacitance 0.18 µm CMOS process. It is demonstrated that this model method can generate five basic quadruped locomotion patterns (walk, pace, trot, bound, and gallop) at a frequency suitable for controlling a quadruped locomotion robot.

The second paper, "A Digitally Calibrated Dynamic Comparator Using Time-Domain Offset Detection," by Okazawa et al. presents a self-calibrating dynamic latched comparator that does not require additional static current or load capacitors to reduce its offset voltage. The proposed comparator uses a reconfigurable differential pair at the input stage; the configuration is determined by a digital calibration scheme that automatically matches the differential pair, resulting in a low offset voltage.

The third paper "A Chopper-Stabilized Instrumentation Amplifier Using Area-Efficient Self-Trimming Technique," by Akita and Ishida presents an area-efficient self-trimming technique for precision chopper-stabilized instrumentation amplifier. The amplifier uses a reconfigurable differential pair for the input stage and it is automatically configured to reduce the mismatch of the differential pair, suppressing the chopper ripple.

The last paper "A 0.3-V Power Supply 2.4-GHz-Band Class-C VCO IC with Amplitude Feedback Loop in 65-nm CMOS," by Yang et al. proposes a Class-C VCO IC with an amplitude feed-back loop for ultra-low-voltage application. The Class-C VCO consists of an LC-VCO circuit and an amplitude feedback loop to shift LC-VCO bias condition from initial Class-AB start-up to steady Class-C low current oscillation.

Acknowledgments The Gest Editors would like to express their sincere thanks to all the authors who submitted papers to this special issue, all the reviewers who helped the selection of submitted papers, and the Guest Editorial Secretary, Professor Cosy Muto, Nagasaki University for all their contributions and efforts.

R. Khazaka

General Chair, AVIC 2013, McGill University, Montreal, Canada

e-mail: roni.khazaka@mcgill.ca

Y. Inoue (\overline{\overl

Technical Program Chair, AVIC 2013, Waseda University, Kitakyushu, Japan

e-mail: inoue_yasuaki@waseda.jp





Roni Khazaka received his Bachelor, Master and PhD degrees in Electrical Engineering degrees from Carleton University, Ottawa, Canada in 1995, 1998 and 2002 respectively. In 2002, he joined the department of electrical and computer engineering at Mcgill University, Montreal, Canada, where he is currently associate professor and associate chair. In 2009 he was a visiting research fellow at the university of Shizuoka, Japan. Khazaka has

authored over 70 journal and conference papers in his areas of interest which include electronic design automation, macromodeling and model order reduction, numerical algorithms and techniques, and the analysis and simulation of RF ICs and high-speed interconnects. Prof. Khazaka's past awards and scholarships include the Microwave Theory and Techniques society's 2002 Microwave Prize, The Natural Sciences and Engineering Research Council (NSERC) of Canada scholarship, Carleton University's Senate Medal and University Medals in Engineering, the Nortel Networks scholarship and the IBM cooperative fellowship. Prof. Khazaka served on several IEEE committees and is currently chair of the IEEE Montreal section (2013–14). He is a member of the technical program committee of signal propagation on interconnects workshop since 2006, and the technical program review committee of the International Microwave Symposium since 2012. He served on the organizing committee and

numerous conferences such as MWCAS, NEWCAS, ISSSE, CCECE, and the MTT-S International Microwave Symposium.



Yasuaki Inoue received the D.E. degree in electronics and communication engineering Waseda University, from Tokyo, Japan, in 1996. From 1964 to 2000, he was with Sanyo Electric Co., Ltd., Gunma, Japan, where he was engaged in research and development in analog integrated circuits and analog/digital CAD systems. From 2000 to 2003, he was a Professor with the Graduate School of Integrated Science and Art, University of East

Asia, Shimonoseki, Japan. Since 2003, he has been a Professor with the Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Japan. His research interests include numerical analysis of nonlinear circuits and systems, analog circuits, and LSI CAD systems. He was Chair of IEEE CAS Fukuoka Chapter from 2010 to 2011. He received the Ishikawa Award from the Union of Japanese Scientists and Engineers in 1988, the Distinguished Service Award from the Science and Technology Agency, the Japanese Government in 1999, and the Achievement Award from the Information Processing Society of Japan (IPSJ) in 2003. Dr. Inoue is a member of IEEE, IEICE, IEEJ, IPSJ and JSST.

