



Correction: Improved analog and AC performance for high frequency linearity based applications using gate-stack dual metal (DM) nanowire (NW) FET (4 H-SiC)

Neeraj¹ · Shobha Sharma¹ · Anubha Goel² · Sonam Rewari³ · R. S. Gupta²

© The Author(s), under exclusive licence to Springer-Verlag GmbH Germany, part of Springer Nature 2024

Correction: Microsystem Technologies (2023) 29:1403-1416
<https://doi.org/10.1007/s00542-023-05480-3>

The original version of this article unfortunately contained error in first author's name and affiliation of authors.

In this article author's name Neeraj was incorrectly written as Neeraj Neeraj.

The affiliation details for all the authors were incorrectly given as IGDTUW, Kashmere Gate, New Delhi, India but should read as given below

Neeraj¹ · Shobha Sharma¹ · Anubha Goel² · Sonam Rewari³ · R. S. Gupta²

¹ Indira Gandhi Delhi Technical University for Women, New Delhi.

² Maharaja Agrasen Institute of Technology, New Delhi

³ Delhi Technological University, New Delhi

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

The online version of the original article can be found at <https://doi.org/10.1007/s00542-023-05480-3>

✉ Neeraj
s.neerumalik@gmail.com

¹ Indira Gandhi Delhi Technical University for Women, New Delhi, India

² Maharaja Agrasen Institute of Technology, New Delhi, India

³ Delhi Technological University, New Delhi, India