Integrated, Multichannel Readout Circuit Based on Chopper Amplifier Concept for FET-Based THz Detectors

This work presents the integrated, multichannel readout circuit dedicated to FET-based THz detectors. Described solution provides an unique approach to FET detectors readout, able to replace the measurement equipment deploying the lock-in technique and to eliminate the necessity of modulating the THz wave. The IC proposed by the authors is based on the chopper amplifier architecture, enhanced and adapted for multichannel signal processing. It also ensures significant 1/f noise minimisation, which is the key requirement for the FET-based detectors readout. The circuit prototypes were manufactured in standard 350 nm CMOS process (AMS A.G.) and then measured in the dedicated test set-up.


Introduction
When illuminated by THz radiation, the nonlinear properties of a field effect transistor (FET) lead to the photovoltaic effect, resulting in a very small DC voltage (usually up to tens of µV) measured between its source and drain electrodes. The detection mechanism occurs for the frequency range that is appreciably higher than the device cut-off frequency-this fact enables the manufacturing of detecting transistors in not expensive, legacy silicon processes. The first experimentally proven (sub)terahertz detection by FET was reported by Lu in 1998 [22] (using high electron mobility transistor-HEMT). During the next several years, many studies have been reported demonstrating detection of THz radiation in commercial AlGaAs/GaAs FET [13], double quantum well FET with a periodic grating gate [27], AlGaN/GaN HFET [15], Si MOSFET [16] and junctionless FET [23]. Nowadays, FETs are considered to be one of the most promising solutions dealing with the detection of THz radiation. These devices ensure low fabrication costs, satisfactory parameters achieved at room temperature and easy on-chip integration with a readout electronics [14,33]. Over the last few years, many studies have been reported (e.g. [3,20,28,30]) concerning development of FET-based THz imaging arrays.
The systematically rising significance of the FET-based THz detectors stimulates the research work aimed at the readout circuits addressed to these devices. Nowadays, most of experimental studies concerning deployment of FETs for THz applications are performed using the lock-in technique (in general phase-sensitive detection-PSD). In this method the useful signal is extracted from the background noise and other interferences by its modulation with some reference frequency and phase. With undisputed advantages of the lock-in technique, this method is also limited by some fundamental restrictions: measurements are relatively slow, some THz sources cannot be easily modulated (e.g. the natural background THz radiation), it requires permanent synchronisation between the modulated signal source and the measurement circuit. Also the standard lock-in apparatus is usually a heavy (often rack-mounted) device equipped with a dedicated preamplifier to limit parasitic RC parameters.
In the vast majority of studies, published within the last several years and dealing with the FET-based detectors measurements and their potential applications, the lockin amplifier is used as an essential component of test set-up and is required for proper readout operation (a few representative examples can be found in [4,25,32]). This also concerns imaging systems mentioned before (THz imagers described in [20] and [30]), where the use of lock-in amplifier is in total contradiction with target mobility and universality of developed devices. There are limited solutions (for example the THz video camera reported in 2012 [10]) which do not require PSD, but they usually come down to a very simple readout electronics integrated with the detector (in [10] it was just a transistor differential pair) and complicated, externally amplifier unit consisted of several off-the-shelf components.
There is also a possibility to analyse the output current of FET-based detectors instead of voltage, e.g. [7]-it seems promising from a potential signal-to-noise ratio point of view. Nonetheless, this paper is focused on the voltage-mode processing.
In this work, the authors present the new integrated readout circuit intended to operate with FET-based THz detectors. It has been experimentally proven that proposed IC can successfully replace the lock-in equipment offering comparable parameters but without the necessity of modulating the THz wave and using complex and expensive measurement equipment. Described solution provides new possibilities in the field of FET detectors and readout electronics integration, resulting in miniaturisation of the THz imaging or spectroscopy systems.

Chopper Stabilisation
The proposed readout solution is based on the well-known chopper stabilisation technique. According to [36], this approach was first introduced in 1948 by Goldberg and to this day a great progress has been made in these amplifiers characteristics. In general, chopper amplifier modulates the input DC voltage with reference frequency f chop , amplifies this AC signal, and then synchronous demodulation is provided to restore the DC signal. This approach minimises the input offset voltage and 1/ f noise impacts, because only an AC component is selectively amplified. Overall principle of this operation is illustrated in Fig. 1.
Waves m 1 (t) and m 2 (t) are the modulating and demodulating signals of T = 1 f chop period (we assume 50% duty cycle), V OS and V N stand for deterministic DC offset and noise. To avoid the potential signal aliasing, it is also assumed that the input signal frequency is limited to half of the f chop .
As it is shown in Fig. 1, the modulation process transposes the input signal to the odd harmonic frequencies of the m 1 (t). After selective amplification, the signal is then demodulated by multiplying m 2 (t)-this operation moves processed signal to the even harmonics of m 2 (t). The ideal, noiseless output contains significant DC component of a value corresponding to the input signal and several others, higher frequency components concentrated around mentioned even harmonics. To recover the original amplified signal, V out (t) has to be applied to a low-pass filter with a cut-off frequency slightly above the input signal bandwidth.
In the practical case, the amplifier applied in the circuit introduces the offset voltage V OS and noise component V N , but they are modulated only once (by m 2 (t)) and  transposed to the odd harmonics of the demodulating signal. Then they can be easily filtered out, leaving the amplifier without any offset neither the low-frequency noise.
In case of the FET-based detectors readout circuit, the input signal is a pure DC voltage (when ignoring at this point the thermal noise of the transistor channel). This results in the simplification of the signal processing analysis presented above. Figure 2 shows the chopper amplifier architecture overview for an input DC signal, with ideally selective and noiseless AC amplifier and with a low-pass filter placed at the end of the signal path.
With these assumptions, modulated signal is just a square wave of the amplitude equal to the input signal amplitude (marked as k according to the symbols presented in Fig. 2). The trigonometric Fourier series expansion of this signal is given by the Eq. (1): Selective amplification results in a sinewave of the amplitude 4 π · k · A, and the demodulation process provides a rectification of this signal, producing (2): The output LP filter suppresses all higher frequency components, which causes final output signal to be a pure DC of 8·k·A π 2 ≈ 0.81 kA amplitude. The delay introduced by the AC amplifier can result in a degradation of the chopper amplifier gain calculated above. For example, if the AC amplifier produces a constant delay of T chop 4 while the modulator and demodulator circuits are in phase, the output signal will be chopped in cosinusoidal way resulting in no DC component and only odd harmonics. In this case, the overall DC gain of the chopper stabilised amplifier is zero. This extreme example shows that in order to maintain a maximum DC gain, the phase shift between the modulator and the demodulator has to match precisely the phase shift introduced by the amplifier.

Basic Principles
Basing on the chopper stabilisation technique described above, the integrated readout circuit dedicated to the FET-based THz detectors has been designed. The small voltage generated over the relatively high output impedance of a FET device operating in the sub-threshold region has required the high gain and high input impedance of the readout circuit, while the DC nature of this response made it necessary to pay the special attention to the 1/ f noise components. At the same time, designed readout IC was intended to replace the lock-in equipment and to eliminate the need of a THz wave modulation. The circuit also had to provide multichannel signal processing, supporting readout of detector lines or arrays. The designed IC provides the readout circuit functionality for eight-element pixel-line of FET-based THz detectors, but it can be easily adopted to build the larger, more complex system. Figure 3 presents the overall view of proposed integrated circuit.
As it is shown, the signal path can be divided into two different parts: individual channels for each particular detector and the common signal processing path. The main idea behind this semi-parallel structure was to reduce the area of designed chip, the number of required pads, and to provide common analog output, easy to handle by a single-channel ADC. The signals from eight detectors are independently modulated, amplified and filtered by bandpass Gm-C amplifiers. Then internal multiplexer selects which pixel is currently connected to the common part of the signal path, providing second stage of selective amplification (using multiple feedback topology (MFB) filter), demodulation and low-pass filtration (by second-order Sallen-Key filter). Each Gm-C amplifier provides gain of 100  with inverted signal phase. These values are sufficient to provide the satisfactory signal processing for FET-based THz detectors. This has been experimentally confirmed by the authors and is strictly related to the detectors sensitivity and output power of applied THz source (results presented in this paper have been obtained using the VDI, Inc. 340 GHz transmitter with 2 mW of total power).
The system partitioning between individual and common parts of the signal path described above has been chosen during the analysis of several positions of potential split point. Simple switching of a detectors to one, common single-pixel readout circuit is impractical due to the distortions introduced by a switching process, dominating the very low output signal produced within the detector. Another reason is relatively large time constant of effective output impedance of detecting FET (several hundreds of kΩ) and input capacitance of the readout circuit, resulting in a very low switching frequency obtainable. In proposed solution, the split point is introduced just after the first gain stage succeeding the modulator. In this case, the signal amplitude is sufficient to consider the switching distortions as negligible.
Proposed architecture can be used in many imaging applications, where the speed of system operation is not a critical parameter, and individual pixels can be read sequentially. To provide the readout electronics for detector lines/arrays containing more than eight elements, several ICs can be combined together using external multiplexing. In case when the higher processing speed is desired, the circuit can be also easily redesigned to a fully parallel structure enabling simultaneous access to all channels, at the expense of the area cost, power consumption and number of pads required.
The system provides differential signal processing together with the ability of the input and output offset compensation. Each channel is equipped with differential inputs: the positive one is intended to handle the detector, while the second one (C1...C8 in Fig. 3) can be driven by an offset compensation network, controlled externally. The output buffer also provides the DC offset compensation by means of the appropriate control signal (CAL in Fig. 3).

Modulator and Demodulator Circuits
The modulator and demodulator are designed as switching circuits, each of them is composed of four pairs of CMOS switches. Their scheme is shown in Fig. 4a-it is a typical architecture used in chopper amplifiers, presented for example by Enz et al. in [9].
Both DC input voltages are fed alternately to the positive and negative output pins, resulting in a differential output square wave, of a frequency equal to the chopping frequency of the entire readout amplifier. In this work, the 200 kHz has been chosen as a trade-off between manufacturing process restrictions (AMS C35) and the lowfrequency (1/ f ) noise minimisation requirement.
The channel capacitance of a switching transistors causes unwanted charge injection phenomenon, resulting in voltage spikes at the output of modulator and demodulator circuits. During the switching-off process, an electric charge stored in the transistor channel exits through its source and drain terminals (leakage to the bulk electrode can be ignored). The precise relation between the amount of charge flowing to the source  [36] and c spectrum of the voltage spikes and modulated input signal [9] and drain is related to the ratio of total capacitance connected to these terminals, to the transistor on-resistance and the slope of the clock signal applied to the gate [36]. In general, the larger the source or drain capacitance is (with respect to the other one), the bigger amount of charge flows to this electrode.
The charge injection causes voltage spikes that appear at the AC amplifier input (Fig. 4b) and can be amplified and demodulated resulting in residual DC offset at the circuit output. Assuming that a half of the charge stored in the channel is injected to the drain area, the amplitude of a single spike generated by a turning off transistor can be evaluated by the Eq. (3) [29]: where W and L denote channel width and effective length, C ox is gate oxide capacitance per unit area, C D total drain capacitance, V DD corresponds to voltage amplitude of switching control signal, V in for input voltage and V th for threshold voltage.
The pulse width of the spikes (τ in Fig. 4b, c) is in general much smaller than the period of the chopping signal, so most of their energies are concentrated at frequencies higher than the chopping frequency. Using an AC amplifier of a bandwidth limited slightly above than the f chop , most of the residual offset is filtered out. Assuming the AC amplifier bandwidth equal to the doubled chopping frequency, the input-referred voltage offset produced by the switch charge injection can be described as [9]: In the proposed chopper amplifier circuit, several techniques dealing with the reduction in the charge injection effect have been used. Firstly, each transistor switch is composed of two complementary FETs, NMOS and PMOS, connected in parallel (see Fig. 4a). In an ideal situation, charge injected by these two devices cancel each other-this can be achieved only when As it is shown, perfect compensation occurs only for a specific value of the input voltage. Fortunately, in case of processing the signals produced by FET-based THz detector, it can be assumed that this input voltage is constant and nearly equal to zero (the actual values usually will not exceed tens of µV).
Secondly, a fully differential structure of the modulator/demodulator has been used (see Fig. 4a). If the amounts of charge injected by two complementary switches are matched, the resulting voltage appears as a common mode voltage and therefore it is rejected.
Thirdly, internal 5 pF capacitors have been connected in parallel to each modulator input (marked with dashed outline in Fig. 4a), decreasing the amount of charge injected to the AC amplifier input-by increasing the ratio between input and output capacitances of the switch. Naturally, this limits the processing speed of the designed chopper amplifier, but-as it was already mentioned-in this particular case that is not a key parameter. Also it is worth to be pointed out that the dominating speed restriction is enforced by the output LP filter characteristic (see schematic in Fig. 3).

Bandpass Gm-C Amplifier
According to the architecture presented in Fig. 3, first-stage amplification of the processed signal is carried out by the Gm-C amplifiers. The designed bandpass biquad section bases on the well-known concept, summed up by Tsividis in [35]. The overall structure is shown in Fig. 5.
The transconductor gm1 controls the gyrator circuit, C capacitance and transconductor gm2 by converting the input voltage into current and feeding the input to the biquad section. This circuit models an LCR filter with gm2 performing a role of a resistor and controlling the pole-Q of the filter. The aforementioned gyrator is composed of the trancondutors gm3 and gm4 loaded by the C L capacitor. Under these conditions, the gyrator transforms C L capacitance into L Z inductance, according to the Eq. (5): This solution is called the floating gyrator-C inductor and has been introduced in late 60s by Holmes et al. in [11]. The gyrator together with the C capacitance forms an LC resonant circuit. The overall Gm-C filter transfer function can be described by the Eq. (6): This leads us to the main parameters of the presented biquad section (Eqs. [7][8][9].
In the formulas presented above ω 0 denotes the resonant pulsation, Q is the filter quality factor and k corresponds to the circuit gain for the resonant frequency.
As it is shown, the parameters described above are defined by the transconductance of deployed g m -cells. It is extremely important to keep this transconductance constant for the wide range of processing voltage amplitudes, providing the stability of the main biquad section parameters. For that reason, the transconductor linearisation technique using source degeneration has been used (introduced and described in [17]). Figure 6a presents a differential pair with the source degeneration using MOS transistors.
Starting with the basic MOSFET I-V equations, the formula for the differential transconductance of a simple differential pair can be calculated as (Eq. 10): where I i , V i are differential output current and differential input voltage, K 1,2 = 1 2 μ n C ox W 1,2 L 1,2 and I S denotes biasing current. Fig. 6 Transconductor linearisation technique using source degeneration: a differential pair with source degeneration using MOS transistors (based on the concept presented in [17]) and b differential transconductance of simple differential pair (dashed) and differential pair with source degeneration (solid) The exemplary transconductance curve as a function of input voltage is presented in Fig. 6b. The transconductance linearity can be improved by adding two parallel transistors, connected in-between the input transistors sources-as it is shown in Fig. 6a. The transconductances of T3 and T4 are placed in series with respect to the T1 and T2 transconductances. These degeneration transistors form a specific resistor controlled by the input voltage. Both of them operate in a triode region and implement dynamic linearisation of circuit I-V characteristic: when differential input voltage increases, transconductances of T1 and T2 decrease, but it is compensated by the drop of r ds of T3 and T4. Linearised differential transconductance of the entire circuit is described by Eq. (11): where α = 1 + K 1,2 4K 3,4 and remaining symbols are identical as used in Eq. (10). The linearised transconductance curve is illustrated in Fig. 6b. Figure 7 presents the architecture of designed transconductors cell. It is based on the fully balanced transconductor amplifier presented in [17], expanded by the additional common mode feedback (CMFB) circuit. T1-4 form the differential pair with source degeneration described above, with T5-6 operating as the active load. T7-T9 compose current mirror biased by T10, while T11-T18 form a CMFB block, controlling the common mode voltage at circuit outputs by introducing the negative feedback (setting the gate bias of T5-6 accordingly to the differential output voltage).
All designed transconductors cells, previously shown in Fig. 5, have almost identical schematic, differing only in transistor dimensions, which results in different transconductance values. For input signals up to 100 mV, g m1 = 520 µS, g m2 = 46.8 µS, g m3 = g m4 = 10 µS and C L = 6.3 pF, C = 10 pF. According to the Eqs. circuit acting as a detector preamplifier (see Fig. 3) is equal to 100 π 2 8 [V /V ]. This is achieved by cascading two Gm-C filters.

Bandpass Multiple Feedback Amplifier and Output LP Filter
According to the architecture presented in Fig. 3, the common part of the signal path provides selective amplification, demodulation and low-pass filtering of the processed signal. The demodulator block has been described in Sect. 3.2, bandpass and low-pass filters are presented in Fig. 8.
In general both filter topologies are based on the well-known circuit solutions: multiple feedback bandpass filter (MFB) and second-order Sallen-Key low-pass filter. These architectures have been described in many text books and journal papers, e.g. in [18].
The selective amplification is ensured by the second-order filter, presented in Fig. 8a. Its transfer function is given by the Eq. (12), and its main parameters are described by the Eqs. (13)- (16): For the sake of compatibility with the wide range of FET-based THz detectors, the developed readout circuit ought to provide the gain control. For that reason, the authors decided to use the selective filter based on the multiple feedback topology instead of the Gm-C filter (described in Sect. 3.3), because the MFB architecture allows to adjust the gain with constant resonant frequency and quality factor. In the designed chip, R 1 is used to alter the gain value (see Eq. 16), while the resonant pulsation (13)  The designed output LP filter is based on unity-gain Sallen-Key architecture, presented in Fig. 8b. This circuit is characterised by the cut-off frequency significantly lower than the chopping frequency f c = 200 kHz, and its role is to convert the rectified sine wave into a DC signal (see Fig. 3). The transfer function of applied LP filter is given by Eq. (17), and its cut-off frequency is described by (18).
In the designed filter, R = 4 MΩ (high-resistive polysilicon utilised) and C = 10 pF, resulting in f c 3.98 kHz. The operational amplifier, deployed in all circuits presented in this section, is based on the classic folded cascode architecture (introduced by Choi et al. in [5]). This one-in comparison with the other amplifier architectures-provides higher gain, wider input voltage range and minimisation of the Miller effect for input transistors gate-drain capacity. The schematic of designed cascode circuit is shown in Fig. 9.

Phase Shift Issue
As it was mentioned in Sect. 2, the delay introduced by the AC amplifier (see Fig. 2) results in a degradation of the overall chopper amplifier gain. To prevent this phenomenon, the phase shift between the modulator and demodulator control signals must follow mentioned delay. Therefore, the phase characteristic of the applied gain stages requires a deeper analysis.
The AC amplifier shown in Fig. 2 has been implemented as two different gain stages: Gm-C filter in each channel and bandpass multiple feedback amplifier in the common part of signal path. The delay introduced by the applied bandpass Gm-C filter can be determined from the transfer function given by the Eq. (6) in Sect. 3.3. By assuming s = j · ω and L = C L g m3 ·g m4 , this formula can be rewritten as: (19) The phase characteristic of the Gm-C filter is the argument (phase) of the complex number described by the above equation. For ω = 0 it is equal to 0, but if only the pulsation starts to increase, the phase reaches 90 • . For ω = ω 0 = 1 LC , it is equal to 0, and when ω → ∞, it tends to the −90 • asymptote. However, these calculations change if the non-idealities of used circuit components are taken into account. The equivalent circuit of the on-chip capacitors consists of many parasitic elements, for example, plate-substrate capacitance or series resistances. Moreover, designed Gm-blocks have to be characterised by not only their transconductances, but also parasitic nonzero output conductances. All of these non-idealities cause additional, parasitic poles and zeroes in the Gm-C filter transfer function (19). Since the parasitic zeros and poles are located at higher frequencies than the band of transfer function, for single transconductor these effects can be modelled with a single equivalent zero [21]. This zero can be located in either the right complex half-plane (RHP) or the left complex half-plane (LHP), modelling, respectively, phase lag or lead. The exhaustive analysis of equivalent zero impact on transconductor transfer characteristic has been described in several books and articles (e.g. [21] or [26]).
For the bandpass multiple feedback amplifier, the ideal transfer function is given by the Eq. (12). Like in the previous case, this formula can be presented as the complex function of the pulsation ω: (20) The phase function has a similar character to the Gm-C filter one; however, the MFB amplifier is an inverting circuit. For ω → 0, the phase tends to −90 • and with increasing pulsation it starts to decrease, reaching −180 • (which is identical to the When ω → ∞, phase tends to the −270 • asymptote (identical to the 90 • ). However, the non-idealities of circuit components impact the amplifier transfer function. The on-chip resistors and capacitors contain several parasitic elements, like capacitors to substrate or series resistances, which affect transfer and phase characteristics by adding extra poles and zeroes. The applied operational amplifiers also can be characterised by the nonzero output resistance and capacitance. From the phase shift point of view, the phenomenon called slew-induced distortion (SID) [1] can have a significant impact on a circuit operation. If an operational amplifier is overdriven by a large input signal, the output slew is limited by internal currents and capacitances. When the output signal is forced to exceed this limit, a distortion occurs causing a phase shift and an attenuation of the fundamental component of the output signal. However, this distortion is strongly related to the amplitude of the amplifier differential input signal. When the input voltage reaches a certain threshold, distortion increases [24]. In proposed readout circuit, amplitudes of the multiple feedback amplifier input signals are relatively small-they are microvolt signals from FET-based THz detectors modulated and amplified 100 times by the Gm-C filter. This leads to the conclusion that slew rate of the designed operational amplifier is sufficient to prevent described slew-induced distortion.
From the external control signals generation point of view, the optimal configuration occurs when exactly the same signal is fed to both modulator and demodulator circuits. Therefore, the crucial issue is to determine the pulsation (frequency), for which the phase shift-introduced by the cascade connection of the Gm-C filter and multiple feedback amplifier-is equal to zero. The differential inputs of each Gm-C filter must be connected inversely to the modulators outputs-to meet the resonant pulsation −180 • phase shift caused by the MFB. It can be assumed that the overall zero phase shift pulsation is located around the nominal resonant pulsation of both bandpass

Chip Summary
The presented IC has been fabricated in the standard, cost-effective AMS C35 silicon process (350 nm) with 3.3 V power supply. Figure 10 shows designed layout and chip assembled in LCC44 package. The preamplifiers for each particular channel are marked with numbers from 1 to 8, and number 9 corresponds to the output amplifiercommon part of the signal path. For additional isolation from external radiation and interference, all structures were covered by grounded top metal layer.

Electrical Measurements
The dedicated test set-up for multichannel readout circuit was developed. Due to the required processing of very small signals, special attention was paid to minimise the reception of external interferences, as well as to limit the noisy digital part of the test setup to the clocking signal generators only. The test set-up, presented in Fig. 11a, is fully shielded in a metal enclosure, with battery power supply located inside. Typical design practices, like supply line separation, careful decoupling and current flow directing in metal fill layers, were applied to minimise parasitic coupling and interferences propagation. For the crosstalk and dynamic (switching characteristic) measurements, the four of eight input signal pairs are available at the front panel. The special circuit block is added to enable experiments with input and output offset compensation.
All characteristics presented below have been obtained for one of the tested chip samples. At the beginning, the frequency for the AC amplifier zero phase shift has been determined. Then, transfer and input noise characteristics have been measured. Tab. 2, placed at the end of this section, shows the variations of the gain values and In Fig. 11b, the internal signals of the designed IC, available via test outputs, are presented. Obtained results are in perfect matching with the theory described in Sect. 2. The numbers above the traces correspond to the internal signals output shown in Fig. 3 (1-after multiplexer; 2-after 2nd gain stage; 3-after demodulator; 4-after LP filter).
The transfer characteristics for exemplary channel of the readout circuit are shown in Fig. 11c. During measurement process, it has been proven that the transfer curves for all the eight channels are almost identical-each of them is characterised by the bandwidth approximately equal to 3.7 kHz. The gain of the circuit can be changed between 60/80 dB by means of a single control signal affecting the structure of the MFB amplifier resistors ladder. Figure 11d presents the input noise density curves, taken for three different configurations: with both differential inputs shorted to the ground and with the 100 kΩ/200 kΩ resistor connected between them. Presented results once again prove the main advantage of the chopper stabilisation-significant reduction of the 1/ f noise component. It is also worth to notice that the noise level equivalent to the thermal noises of applied precise resistors is consistent with theoretical equationū 2 = 4k B T RΔf .
The crosstalk measurements were also performed but even for the worst case (2 channels located contiguously in the layout), the crosstalk was below the sensitivity of utilised test equipment.
All presented results have been obtained with calibration signals (C1...C8 an CAL in Fig. 3) equal to 0 V. The achieved worst case results (5 µV) guarantee that the circuit can be used for measurements without the noticeable impact of the input offset. Table 1 presents the brief comparison between designed circuit and selected comparable solutions that can be used for FET-based THz detectors measurements (or for very low-voltage measurements in general).
AD8574, ICL7652 and LTC1052 are high-precision, commercially available offthe-shelf operational amplifiers. It has to be stressed that for these circuits the maximum gain and 3 dB bandwidth values presented in Table 1 (and marked with *) are related to the open-loop cases. Parameters in the specific applications are determined by the externally added components of the feedback loop. ICL7652 and LTC1052 uses internal chopper stabilisation technique. All of these three circuits are just operational amplifiers and require several external components for proper operation. The IC proposed in this paper is a complete, independent readout system, that needs only external control signals generation (and optionally an input offset compensation circuit-if it is required by a target application).
The SR124 is a complete and expensive lock-in amplifier, from Stanford Research Systems, offering excellent sensitivity and noise parameters. However, the major drawback of this type of measurement equipment is requirement for the THz source modulation and constant synchronisation between the modulated source and the readout circuit.
In [12] the authors present the single-channel readout circuit on-chip integrated with a FET-based detector. This architecture, like the one proposed in this work, is based on the chopper amplifier concept, and additionally equipped with the output ΣΔ converter. It is a promising solution, but the authors presented only simulation results, not confirmed by measurements of fabricated prototypes. The main advantage of this readout is an internal AD converter and very low-power consumption. On the other hand, the achieved input-referred noise density is substantially higher than in solution described in this paper though. Moreover, that circuit is a single-channel solution, offering significantly lower gain. For a better comparison, an integrated chopper amplifier front-end for bio-signals processing has been added to the Table 1 [6]. Many requirements for a biological sensing readout are quite similar to the target parameters for FET-based detectors. However, the major difference between these two applications is in a DC signal processing. The bio-signal front-ends are required to treat any DC signal as unwanted and hence to reject it, while the ones operating with FET-based THz detectors, which output signal is a DC, need to amplify this component. Therefore, it is incorrect to directly compare the noise parameters between these two applications, because the DC rejection mentioned above automatically results in a 1/ f noise component reduction. But even in this case the circuit parameters presented in this work are fully comparable to the majority of the integrated bio-signal sensing frontends. Table 2 presents chosen measurement results for four tested samples. The values of a zero phase shift frequency of the AC amplifier have been determined for each of the input channels of the circuit, and then their average was calculated. Next, the circuit gain was measured for the chopping frequency determined in the precious step.

THz Measurements
The IC described in this work has been also tested in its target application-with eight FET-based detectors connected to the inputs and illuminated by the THz radiation. To  Fig. 12a, has been developed. This test set-up is a complete device, enabling measurements of the 8-element detector lines assembled, for the convenience sake, on the separate, removable PCBs. This allows easy replacement of the detector set, toward different needs of the research to be performed. Several data converters, supervised by the 8-bit MCU, are used to control the analog settings of the IC under test and to digitise the analog output of the chip. The MCU communicates with the PC through the USB interface and the dedicated application for NI LabVIEW TM provides convenient user interface for setting the measurement parameters and visualisation of gathered data. Figure 12b shows exemplary measurements results obtained using the set-up described above, with a sub-THz beam (340 GHz) centred on the fourth pixel. The gain of the IC was set to 60 dB. Presented bar chart shows the output signals from the subsequent detectors, denoted by the numbers under the trace. For each pixel, 2000 samples have been gathered, and their median has been calculated and presented in a form of a single bar. The achieved values are negative due to the fact that the output buffer of the designed IC inverts phase of its input signal. In this way, Fig. 12b illustrates the power distribution across THz beam (in a vertical direction).
It must be mentioned that during the THz measurements no beam modulation nor lock-in amplifier has been used. According to the output signals presented in Fig. 12b (obtained with 60 dB gain), amplitude of input signals coming from FET detectors was roughly tens of µV. The presented IC ensures successful signal processing of these very small DC signals, without necessity of using the phase-sensitive detection. This was the main goal of designed circuit, according to the design objectives presented in Sect. 1.

Conclusion
In this paper, the authors described the dedicated readout IC for FET-based THz detectors. It has been experimentally proven that proposed chip can successfully replace the lock-in equipment and may be used for processing of very small, DC signals. Due to this fact, presented solution provides an unique approach to FET-based THz detectors readout and opens up the way for the new possibilities in the field of miniaturisation of the THz imaging systems. Nowadays, most experimental studies concerning characterisation of FETs for THz applications are performed using lock-in technique, which requires expensive, stationery measurement equipment. Proposed readout technique, based on the chopper stabilisation concept, eliminates the need of THz wave modulation and can be used for integration of the readout functionality in a single chip, which can be efficiently applied in miniaturised, even portable devices.
Moreover, the proposed IC is a very universal device and it can be used in many other systems, performing a role of the readout circuit for signal sources other than the mentioned FET-based detectors. Described chip has a great potential to play an important role in a processing of a very small, low-frequency signals, where lock-in technique is commonly used nowadays. Very good example of this kind of applications is noise measurements, experiments performed in very low temperature (cryogenic) or many biomedical signals registration. However, in these cases an additional DC rejection mechanism has to be implemented.