

CORRECTION TO “VLSI ARRAY PROCESSORS’ BLOCK IMPLEMENTATION OF IIR DIGITAL FILTERS”¹

Vassilis G. Mertzios²

In this paper¹ the following corrections should be made:

1. In Figure 4 the second input $v(kL + L)$ should be $v(kL + L - 2)$.
2. In (16) and (17) T_{B_1} should be $T_{\hat{B}_1}$.
3. Equations (20)-(23) should read as follows:

$$T_f = T_{\hat{B}_1} + T_{B_0^{-1}} = N + L, \quad (20)$$

$$F_s \leq \frac{L}{T_f} = \frac{L}{N + L}, \quad (21)$$

$$R = L \frac{1}{\tau T_f} = \frac{L}{(N + L)\tau}, \quad (22)$$

$$\frac{L}{(L + L)\tau} = \frac{1}{2\tau} \leq R < \frac{1}{\tau}. \quad (23)$$

4. The six lines after (23) should be replaced by:

i.e., the lower and upper bounds of magnitude of the throughput rate R are specified by the time τ needed to perform one multiplication and one addition. The increase of L leads to an increase of R . However, the increase of L is actually limited by a number of practical implications which are referred to in the sequel [20]:

¹ V. G. Mertzios and V. L. Syrmos, *Circuits, Systems and Signal Processing*, vol. 7, pp. 79-94, 1988.

² Department of Electrical Engineering, School of Engineering, Democritus University of Thrace, 67 100 Xanthi, Greece.