

# Erratum to: Designing Parity Preserving Reversible Circuits

Goutam Paul<sup>1</sup>(✉), Anupam Chattopadhyay<sup>2</sup>, and Chander Chandak<sup>3</sup>

<sup>1</sup> Cryptology and Security Research Unit (CSRU),  
R.C. Bose Centre for Cryptology and Security,  
Indian Statistical Institute, Kolkata 700 108, India  
goutam.paul@isical.ac.in

<sup>2</sup> School of Computer Engineering,  
Nanyang Technological University (NTU), Singapore, Singapore  
anupam@ntu.edu.sg

<sup>3</sup> Liv Artificial Intelligence Pvt. Ltd., Bengaluru, India  
chandar.chandak@gmail.com

**Erratum to:**  
**Chapter “Designing Parity Preserving Reversible Circuits” in:**  
**I. Phillips and H. Rahaman (Eds.),**  
**Reversible Computation, LNCS 10301,**  
**DOI: [10.1007/978-3-319-59936-6\\_6](https://doi.org/10.1007/978-3-319-59936-6_6)**

The 6<sup>th</sup> and 7<sup>th</sup> row of Table 2 (starting with 101 and 110 respectively) must have “0” in their last column instead of “1”.

---

The updated online version of this chapter can be found at  
[http://dx.doi.org/10.1007/978-3-319-59936-6\\_6](http://dx.doi.org/10.1007/978-3-319-59936-6_6)

© Springer International Publishing AG 2017  
I. Phillips and H. Rahaman (Eds.): RC 2017, LNCS 10301, p. E1, 2017.  
DOI: 10.1007/978-3-319-59936-6\_20