

Stacked Garbling

Garbled Circuit Proportional to Longest Execution Path

David Heath $^{(\boxtimes)}$ and Vladimir Kolesnikov $^{(\boxtimes)}$

Georgia Institute of Technology, Atlanta, GA, USA {heath.davidanthony,kolesnikov}@gatech.edu

Abstract. Secure two party computation (2PC) of arbitrary programs can be efficiently achieved using garbled circuits (GC). The bottleneck of GC efficiency is communication. It is widely believed that it is necessary to transmit the entire GC during 2PC, even for conditional branches that are not taken.

This folklore belief is *false*.

We propose a novel GC technique, *stacked garbling*, that eliminates the communication cost of inactive conditional branches. We extend the ideas of conditional GC evaluation explored in (Kolesnikov, Asiacrypt 18) and (Heath and Kolesnikov, Eurocrypt 20). Unlike these works, ours is for general 2PC where no player knows which conditional branch is taken.

Our garbling scheme, **Stack**, requires communication proportional to the longest execution path rather than to the entire circuit. **Stack** is compatible with state-of-the-art techniques, such as free XOR and half-gates.

Stack is a *garbling scheme*. As such, it can be plugged into a variety of existing protocols, and the resulting round complexity is the same as that of standard GC. The approach does incur computation cost quadratic in the conditional branching factor vs linear in standard schemes, but the tradeoff is beneficial for most programs: GC computation even on weak hardware is faster than GC transmission on fast channels.

We implemented Stack in C++. Stack reduces communication cost by approximately the branching factor: for 16 branches, communication is reduced by $10.5\times$. In terms of wall-clock time for circuits with branching factor 16 over a 50 Mbps WAN on a laptop, Stack outperforms state-of-the-art half-gates-based 2PC by more than $4\times$.

1 Introduction

Secure Multiparty Computation (MPC) allows mutually untrusting parties to compute a function of their private inputs while revealing only the function output. Two-party computation (2PC) is a special case of MPC that has received wide attention due both to the importance of the setting and to the efficiency of Yao's *garbled circuit* (GC) technique.

In GC, the parties represent functions as Boolean circuits. One player, the circuit generator, encrypts the circuit's gates and inputs and sends the encryptions to the other player, the circuit evaluator. We refer to the collection of **Electronic supplementary material** The online version of this chapter (https://doi.org/10.1007/978-3-030-56880-1_27) contains supplementary material, which is available to authorized users.

[©] International Association for Cryptologic Research 2020

D. Micciancio and T. Ristenpart (Eds.): CRYPTO 2020, LNCS 12171, pp. 763–792, 2020. https://doi.org/10.1007/978-3-030-56880-1_27

encrypted gates as *material* (following [Kol18]) and to the encryptions of wire values as *labels*. Given material and input labels, the evaluator computes each gate under encryption and obtains output labels. Finally, the players jointly decrypt the output labels to compute the cleartext output. The key invariant is that the labels hide the truth values on the circuit wires, and thus nothing is learned except the output.

The bottleneck in GC performance is communication: the material is a large string that must be sent from generator to evaluator. Despite significant interest and considerable effort, reducing the amount of necessary material has proved challenging. Nonetheless, a persistent line of GC research has improved communication by reducing the number of ciphertexts needed to encrypt individual gates [NPS99,KS08,PSSW09,KMR14,ZRE15]. Our work is orthogonal to these gate-level improvements.

In this work, we reduce communication for circuits that include conditional branching. Under standard GC techniques, the circuit generator sends material for *each* branch; it is widely believed that, for security, sending separate branch material is required so as to hide which branch is taken¹.

This folklore belief is *false*. The generator need only send enough material for the longest program execution path. That is, separate material need not be sent for each conditional branch. Instead, one string of material can be reused across the branches, greatly reducing communication. Prior work has demonstrated this possibility [HK20, Kol18], but only in the case where one of the players knows the execution path. Our approach is for general 2PC: neither player knows which branches are taken, yet material for conditionals can be efficiently transmitted without compromising security or correctness.

At a high level, our generator bitwise XORs, or *stacks*, material from exclusive branches together. Then, the evaluator reconstructs from seeds the material for all branches except the taken branch, XORs these strings with the stacked material to extract the material for the taken branch, and evaluates the taken branch. For security, the evaluator performs these actions obliviously, meaning that she attempts to evaluate each branch. By stacking material, the generator sends much shorter messages to the evaluator. Hence we improve communication and overall performance.

1.1 Contribution

We refute the widely held belief that inactive GC branches must be transmitted.

We construct a practically efficient *stacked garbling scheme* Stack, which improves communication for circuits with conditional branching. Stack omits transmission of inactive branches and produces GC material proportional to the size of the longest program execution path rather than to the entire circuit. Stack

¹ Universal circuits provide an alternate method for implementing branching, but have impractical overhead, both in circuit size and in the cost of the gadgets required [KKW17].

improves GC communication by up to the branching factor: i.e., up to the ratio of the size of the longest execution path over the size of the entire circuit.

For each conditional with branching factor b, our computation cost is (less than) b times that of standard GC. Because fixed key garbling is typically much faster than GC transmission, the decrease in communication typically outweighs the increase in computation. The added computation is easily parallelized.

Stack is fully compatible with prior GC advancements, such as free XOR [KS08] and state-of-the-art half-gates [ZRE15].

Stack is extremely generic: it can improve the performance of any application that includes conditional branching. We note that one exciting direction is to use Stacked Garbling to build an efficient 'MPC machine'. An MPC machine would, similar to a hardware processor, execute programs by handling individual program instructions one-by-one. This style of machine requires conditional dispatch on the type of instruction in order to optionally perform one instruction from the instruction set, an ideal case for Stacked Garbling to be used.

We built and evaluated a C++ implementation of Stack (see Sects. 9 and 10). Our evaluation confirms that Stack indeed reduces communication over the prior state-of-the-art by the branching factor. This communication improvement reduces wall-clock time, especially on slower or shared networks. In terms of wall-clock time for circuits with branching factor 16 over 50 Mbps WAN on a laptop, Stack outperforms state-of-the-art half-gates-based 2PC by more than $4\times$.

We plan to release our software as open-source.

2 Related Work

GC is the most popular and often the fastest approach to secure two-party computation (2PC). GC is effective for functions that include conditional statements: alternative arithmetic representations must convert values to a Boolean representation at high cost before performing integer comparisons that frequently appear as branch conditions.

We review and compare related work in the area of GC. The most relevant works, [Kol18] and [HK20], are background to our approach and are reviewed in Sects. 3.1 and 3.2.

Garbling schemes formalize the subcomponents used in GC, and are defined in a number of works, including [FKN94, KO04]. [BHR12] developed a systematic and detailed garbling scheme framework. The BHR formalization is popular and useful; it allows researchers to streamline and simplify their presentation of work in the GC area. At the same time, BHR groups material (i.e. garbled gates) together with the circuit for which it was generated. Our approach relies on a separation of material from circuit topology. Therefore, while we formalize our approach in the BHR framework, some definitions are adjusted to explicitly separate material from topology.

GC communication improvements. Since Yao's original work, the community has achieved only modest improvements in communicating a single GC;

even the naïve construction is bare-bones and leaves little room for communication reduction. Additionally, most GC research has instead focused on orthogonal performance concerns in the malicious model.

Still, improvements have been made. Most communication reduction has come in the form of improvements to individual gates. In its original construction, GC required the transmission of four ciphertexts per gate. Chronologically, the following improvements were made:

- [NPS99] achieved three ciphertexts per gate (3 garbled row reduction, GRR3).
- A decade later, 'free XOR' eliminated the cost of XOR gates [KS08].
- Shortly after, [PSSW09] unified GRR3 and free XOR. The same work also introduced an interpolation-based technique that uses only two ciphertexts per gate, but that is incompatible with free XOR.
- Subsequently, [KMR14] proposed a heuristic for combining different row reduction techniques with free XOR.
- Finally, improvements to individual gates culminated in 'half-gates', a garbling scheme built on and compatible with free XOR that achieves two ciphertexts per AND gate [ZRE15]. The same work also established a matching lower bound on the size of individual gates that is hard to circumvent.

Free XOR based schemes, including half-gates, assume the existence of a hash function that is *correlation robust* [IKNP03] and *circular secure* [CKKZ12]. [GLNP18] specify an efficient scheme built on standard assumptions. Their technique uses two ciphertexts per AND gate and one ciphertext per XOR gate.

Our work is orthogonal to these gate-level improvements and our construction uses them. In particular, we focus on conditional branching only and leverage the existing half-gates technique to handle individual gates.

Universal circuits. In this work, we use cryptographic techniques to reduce the cost of conditionals. Another direction attempts to instead reduce cost by choosing alternate Boolean circuit representations. Universal circuits (UCs) can be *programmed* to implement any circuit in the entire universe of circuits of a given size n [Val76]. Researchers continue to search for smaller UC constructions; recent work achieves size $\approx 4.5n \log n$ [LMS16,KS16,GKS17,ZYZL18,AGKS19]. UCs implement conditionals by programming the UC to be the taken branch. When the GC generator knows the evaluated branch, the cost of UC programming is free as the generator directly programs the UC; otherwise programming is sent via $O(n \log n)$ OTs. However, even in the former "free programming" case, implementing conditionals via UCs usually does not pay off. Even for branches with only 2¹⁰ gates, the UC is $4.5 \cdot 10 = 45$ times larger than a single branch. For typical conditionals with only 2–3 branches, it is cheaper to separately encrypt and send each branch.

Motivated in part by branching, [KKW17] proposed a generalization of UCs called *set* universal circuits (S-UCs). An S-UC implements a fixed set of circuits S rather than an entire size-n universe. [KKW17] focuses on the special case where |S| is small, capturing the case where S is a set of conditional branches. Their approach applies heuristics to embed S into one programmable circuit. [KKW17] reports the performance of this heuristic for specific sets of circuits,

achieving up to $6 \times$ GC size reduction for 32 branches. However, some sets did not improve over their original representations. Our work achieves up to $32 \times$ GC size reduction for 32 branches and requires no per-gate overhead, which is significant in [KKW17] (about 22 garbled rows per gate). The work of [Kol18] (Sect. 3.2) supersedes [KKW17] when the GC generator knows the taken branch.

Topology-decoupling circuit garbling, i.e. GC evaluation under different topologies, is a promising direction in GC research. It was introduced by [Kol18], extended in [HK20], and is further explored in this work. We present detailed reviews of [Kol18] and [HK20] as preliminaries in Sect. 3.1 and 3.2. Our work generalizes these existing techniques from special cases where one player knows the executed branch to general 2PC. We believe topology-decoupling and stacked garbling can be further fine-tuned and applied, especially with specific functionalities in mind.

3 Preliminaries

We present an efficient technique for garbling circuits with conditional branches. Two prior works also address GC conditionals, but both focus on special cases where one player knows the *target* branch. I.e., one player knows which branch is taken a priori. Specifically, [Kol18] requires the circuit generator to know the target, while [HK20] requires the circuit evaluator to know the target. Our approach uses key ideas from both works to efficiently handle conditionals without either party knowing the target, so we review both works.

3.1 'Free If' Review [Kol18]

Consider a GC with conditional branching. If the circuit generator Gen knows the target branch, then [Kol18] reduces communication needed to send the GC by combining two keys ideas:

- 1. The circuit description (the *topology*) can be separated from the GC material (i.e., the gate encryptions), and material can be used with a non-matching topology. [Kol18] formalizes *topology-decoupling circuit garbling*, where circuit topology is conveyed separately from material.
- 2. Material can be re-used if it is used at most once with *valid* labels. The same material can be re-used with *garbage* labels. Garbage labels are *not* the encryptions of truth values, but are instead pseudorandom strings. Put another way, the evaluator may 'decrypt' a gate table with keys unrelated to the table encryption multiple times. Successful and unsuccessful decryption attempts must be indistinguishable.

The [Kol18] approach is as follows:

Let $\mathcal{C} = \{\mathcal{C}_1, ..., \mathcal{C}_n\}$ be a set of Boolean circuits, where each circuit represents a different branch of a conditional statement. For simplicity, suppose all GCs are of the same size ([Kol18] pads material to accommodate branches of different sizes). Let \mathcal{C}_t be the target circuit, and let **Gen** know t. **Gen** encrypts \mathcal{C}_t but does not encrypt the other n-1 circuits. Let M be the material constructed by encrypting C_t . Gen sends M to the evaluator Eval. Furthermore, Gen conveys to Eval input labels for each circuit via oblivious transfer. Eval knows the topology of each branch, since she knows C, but does not know and must not learn t. Therefore, she evaluates each branch C_i , interpreting M as the collection of encrypted truth tables for that branch. When she evaluates C_t , she therefore obtains correct output labels. But M is valid material only for C_t , not for the other branches. The input labels that Eval uses for all $C_{i\neq t}$ are garbage with respect to M, and Eval obtains garbage labels for each wire. [Kol18] demonstrates it is possible to re-use material in this way without compromising security. Namely, Eval cannot distinguish the garbage labels from the valid labels and hence does not learn t. Eval and Gen obliviously discard garbage labels from $C_{i\neq t}$ and propagate valid labels from C_t via an *output selection* protocol. In this manner, the parties compute the correct output labels for branch C_t which can be decrypted or used as input for another circuit.

By computing the protocol above, the two parties securely evaluate 1-out-of-n branches while transmitting material for only 1 branch rather than for all n. This reduces communication and hence improves performance.

Our approach also optimizes conditional branching and also relies on the key ideas of topology decoupling and garbage labels. However, our approach differs from [Kol18] in two key respects:

- 1. [Kol18] relies on Gen knowing the target branch. We consider the general case where neither Gen nor Eval know the target. Despite this generalization, we similarly avoid transmitting separate material for each branch.
- 2. [Kol18] requires the parties to *interact* via the output selection protocol. We discard garbage labels *without* interaction.

3.2 'Privacy-Free Stacked Garbling' Review [HK20]

[HK20] is in a line of work that uses garbled circuits to construct zero-knowledge proofs [JK013, FN015]. [HK20] differs from [Kol18] primarily in that the circuit evaluator Eval knows the target branch rather than the circuit generator Gen. This is a critical distinction that requires a different approach. [HK20] builds this new approach on two key ideas:

- 1. Material can be managed as a bitstring. In particular, material from different circuits can be XORed together. This is a different use of topology-decoupling from that of [Kol18]. [Kol18] decouples topology from material so that the same material can be used to evaluate many topologies. [HK20] decouples topology from material so that material from different circuits can be XORed, or *stacked*, to reduce communication.
- 2. Material can be viewed as the expansion of a pseudorandom seed. Circuit encryption is a pseudorandom process, but if all random choices are derived from a seed, then material is the deterministic expansion of that seed. Hence, material can be compactly sent as a seed.

In general, we cannot send material via a seed, as the seed also includes all wire labels. In the [HK20] setting of GC-based zero-knowledge, this extra information would allow the evaluator to forge a proof. [HK20] shows that it *is* secure to reveal a seed to Eval if the seed only generates material for a non-target branch.

[HK20] combines these ideas to reduce the cost of proving in zero-knowledge (ZK) 1-out-of-*n* different statements. The approach is as follows (we elide many ZK-specific details):

Let $\mathcal{C} = \{\mathcal{C}_1, ..., \mathcal{C}_n\}$ be a set of Boolean circuits that each implement a proof statement. Let \mathcal{C}_t be the target circuit (i.e. the circuit for which ZK Prover Eval has a witness) and let Eval know t. The ZK Verifier Gen knows \mathcal{C} , but does not know and must not learn t. Gen uses n different seeds to construct material for *each* circuit \mathcal{C}_i . He *stacks* these n strings by XORing them together, with appropriate padding, and sends the result to Eval. Eval selects the target circuit during n instances of 1-out-of-2 oblivious transfer. In each instance $i \neq t$, she selects the first secret and receives the *i*th seed. In instance t, she chooses the second secret and so does not receive the seed for \mathcal{C}_t .² Eval uses the n-1 seeds to reconstruct material for circuits $\mathcal{C}_{i\neq t}$ and uses the result to 'undo' the stacking. As a result, she obtains material needed to evaluate \mathcal{C}_t . She evaluates and is able to construct a proof of \mathcal{C}_t , which she sends to Gen.

By running this protocol, Eval and Gen perform a zero-knowledge proof of 1-out-of-n statements, but at the cost of sending only one proof challenge rather than sending n. This reduces communication and hence improves performance.

Our approach leverages the key ideas from [HK20]. We also stack cryptographic material using XOR and also allow the circuit evaluator to expand seeds for non-target branches. Our approach differs from [HK20] in that:

- 1. [HK20] relies on Eval knowing the target branch. Our approach assumes that neither Eval nor Gen knows the target.
- 2. [HK20] is a technique for ZK. Our approach addresses general 2PC where both players have private input.
- 3. [HK20] requires Gen to send pseudorandom seeds to Eval via oblivious transfer. Our approach embeds the seeds in the GC itself and hence does not require additional interaction.

4 Notation and Assumptions

Notation

- 'Gen' is the circuit generator. We refer to Gen as he, him, his, etc.
- 'Eval' is the circuit evaluator. We refer to Eval as she, her, hers, etc.
- 'C' is a circuit. Subcircuits are distinguished using annotations, e.g. C_0, C_1, C' ...

² The second secret allows Eval to prove that she did not retrieve one of the seeds and hence obtained the output label by GC evaluation of one branch. This prevents Eval from taking all n seeds and using them to forge a proof.

- Lowercase variables, e.g. x, y, refer to *unencrypted* wire values. That is, x and y are two different Boolean values held by two different wires.
- Uppercase variables, e.g. X, Y, refer to wire labels which are the encryption of a wire value. E.g., X is the encryption of the value x.
- This work discusses *projective* garbling schemes, where each wire has two labels. When the corresponding truth value for a label is known, we place the value as a superscript. For example, we use X^0 to refer to the encryption of the bit 0 on wire x. Symmetrically, X^1 refers to the encryption of bit 1. Unannotated variables, e.g. X, refer to unknown wire encryptions: X could be either X^0 or X^1 , but it is unspecified or unknown in the given context.
- The variables s, S, S^0, S^1 refer to the branch condition wire. In the context of a conditional, s decides which branch is taken.
- Following [Kol18], M refers to GC material. Informally, material is the data which, in conjunction with input labels, is used to compute output labels. In standard garbling schemes, material is a vector of encrypted gate tables. In this work, material can be encrypted gate tables or the XOR stacking of material from different branches. In our work, material does not include the circuit topology or labels.
- In the context of a conditional, subscripts 0 and 1 associate values with the first (resp. second) branch. For example, M_0 is the material for branch C_0 .
- The variables n and m respectively denote the number of input wires and output wires of a given circuit.
- Variables that represent vectors are written in bold. For example, \boldsymbol{x} is a vector of unencrypted truth values. We use bracket notation to access indexes of vectors: $\boldsymbol{x}[0]$ accesses the 0th index of \boldsymbol{x} .
- We work with explicit pseudorandom seeds. We write $a \leftarrow_{\$S} A$ to indicate that we pseudorandomly draw a value from the domain A using the seed S as a source of randomness and store the result in a. When a seed S is used to draw multiple values, we assume that each draw uses a nonce to ensure independent randomness. For simplicity, we leave the counter implicit.
- We write $a \leftarrow_{\$} A$ to denote that a is drawn uniformly from A.
- $-\stackrel{c}{=}$ denotes computational indistinguishability.
- κ denotes the computational security parameter and can be understood as the length of encryption keys (e.g. 128).
- λ denotes the empty string.

In this work, we evaluate GCs with input labels that are generated independently of the GC. I.e., these independent labels do not match the GC. We call such labels *garbage labels*. During GC evaluation, garbage labels propagate and must eventually be obliviously dropped in favor of valid labels. We call the process of canceling out garbage labels *garbage collection*.

Assumptions. We assume a function H modeled as a random oracle (RO). We note it is likely that Stacked Garbling can be achieved without use of a RO. However, our particular construction interfaces with another garbling scheme in a black-box manner. Because we place few requirements on this 'underlying' garbling scheme, interfacing requires care; we leave reducing assumptions needed to achieve Stacked Garbling as future work.

5 High Level Approach

Our main contribution is a circuit garbling scheme that compacts material for conditional branches. In Sect. 7, we present this garbling scheme in technical detail. For now, we present our approach at a high level.

Section 3 covered four key ideas from prior work regarding material: material can be (1) separated from circuit topology, (2) used with garbage input labels, (3) stacked with XOR, and (4) compactly transmitted as a seed. To this list, we add one additional key idea that allows us to obliviously and without interaction discard garbage labels that emerge from the evaluation of inactive branches; we ensure that all garbage is *predictable* to **Gen**. **Gen** precomputes the possible garbage values and uses this knowledge to build garbled circuit gadgets that collect garbage obliviously. We begin with a high level approach that omits garbage collection (which is explained later):

Let C_0 and C_1 be two subcircuits that are conditionally composed as part of some larger circuit. Let there be a wire *s* that encodes the branch condition: if s = 0, then C_0 should be executed and otherwise C_1 should be executed. Let S^0, S^1 be the pair of labels encrypting the possible values of *s*. I.e., S^0 encrypts 0 and S^1 encrypts 1. Let *S* be Eval's label encrypting *s*. Eval does not know whether $S = S^0$ or $S = S^1$. Suppose neither Gen nor Eval knows *s* and hence neither player knows the target branch. At a high level, our approach is as follows:

- 1. Gen uses S^1 as a seed to encrypt C_0 . As we will see, this allows Eval to evaluate C_1 . Symmetrically, he uses S^0 as a seed to encrypt C_1 . Let M_0, M_1 be the respective resultant material.
- 2. Gen uses XOR to stack the material. The result is the material for the conditional: $M_{cond} = M_0 \oplus M_1$. Gen sends M_{cond} to Eval.
- 3. Recall, Eval has a label S. She assumes $S = S^0$ and uses S to encrypt C_1 .
 - (a) Suppose Eval's assumption is correct. Then since she encrypts with the same seed as Gen, she constructs M_1 . She computes $M_{cond} \oplus M_1 = M_0$, the correct material for \mathcal{C}_0 . She evaluates \mathcal{C}_0 with her input labels and obtains valid output.
 - (b) Suppose Eval's assumption is not correct, i.e. $S = S^1$. Then she constructs garbage material instead of M_1 . Correspondingly, she obtains garbage material for C_0 and hence computes garbage output.

Critically, Eval cannot distinguish between her correct and incorrect assumptions. That is, she cannot distinguish valid material/labels from garbage: from Eval's perspective both valid and garbage material/labels are indistinguishable from random strings. We elaborate on this point in our security proofs (Sect. 8).

4. Eval symmetrically assumes $S = S^1$, encrypts C_0 , and evaluates C_1 .



Fig. 1. A circuit with conditional evaluation. Subcircuit C' is evaluated before the conditional. By convention, the first wire out of C' is the *branch condition* and controls which conditional subcircuit is to be evaluated. C_0 and C_1 are the conditionally composed subcircuits. Our approach introduces garbage labels, and the demux and mux circuit components allow us to collect garbage non-interactively. Outputs of conditionals can be used as inputs to subsequent subcircuits (e.g., C'').

Since S must be either S^0 or S^1 , one of Eval's assumptions is right and one is wrong. That is, she computes valid output from one subcircuit and garbage output from the other.

The remaining task is to obliviously discard the garbage output labels. This could be achieved using an output selection protocol [Kol18], but our goal is to discard garbage non-interactively. To realize this goal, we introduce two new GC 'gadgets': a *demultiplexer* gadget (demux) and a *multiplexer* gadget (mux). The demux ensures that when Eval makes the wrong assumption, her garbage labels are *predictable* to Gen. The mux disposes of predictable output garbage labels. In practice, the demux and mux are built from garbled tables. We describe their constructions in Sect. 7.6.

Additional details and garbage collection. We now rewind and present Eval's actions at a lower level of detail, including her handling of the demux and mux. In our explanation, we assume $S = S^0$. The symmetric scenario $(S = S^1)$ has a symmetric explanation. We stress that the protocol is unchanged, and only the explanation is affected by the assumption.

Figure 1 depicts a conditional subcircuit that includes a demux and mux. Wirings in the diagram are numbered. Each of the following numbered steps refers to a correspondingly numbered wiring in the diagram.

- 1. The input labels to the conditional are the output of some other subcircuit. All input wires are passed to the demux.
- 2. The first input label is S, the encryption of the branch condition, by convention. Both the demux and the mux take S as an argument that controls their operation.

- 3. Eval assumes $S = S^0$ and evaluates C_0 as described in the above higher-level explanation.
 - (a) Since this is a correct assumption (recall, we assumed $S = S^0$), the demux yields valid input labels for C_0 .
 - (b) As before, Eval encrypts C_1 using S, computes $M_{cond} \oplus M_1 = M_0$, evaluates C_0 , and obtains valid output labels.
- 4. Eval symmetrically assumes that $S = S^1$ and evaluates C_1 .
 - (a) Since this is an incorrect assumption, the demux yields garbage input labels for C_1 . One challenge is that there are an exponential number of possible inputs to C_1 . Each input wire can carry two different labels, and all wires are potentially independent. The demux eliminates this uncertainty by processing the input wire-by-wire, where there are only two options for a wire label. That is, the demux, applying garbled tables, obliviously translates *both* input wire labels to the *same* garbage label. There is a corresponding translation performed for the target branch C_0 , but in that case the demux keeps the two wire labels distinct. The demux uses S to control which branch receives valid labels and which receives garbage.

One can think of this uncertainty elimination as obliviously multiplying the input wires by either 0 or 1 depending on S.

- (b) As before, Eval computes garbage outputs by attempting to evaluate C_1 . The output garbage labels are independent of the conditional circuit inputs because (1) the demux ensures there is only one possible garbage input per wire and (2) the evaluator's actions are deterministic. That is, we have guaranteed that C_1 has only one possible garbage output label per wire, and these garbage labels can be computed/predicted by Gen.
- 5. Garbage Collection. Eval passes both sets of output labels to the mux, along with S. The mux collects garbage and yields valid outputs. These outputs can be used as input to a subsequent subcircuit.

Garbage collection (Step 5) is possible because Gen *predicts* the garbage output from C_1 (recall, we assumed that the target branch is C_0). By construction, the output labels depend on garbling randomness only, and are independent of the inputs to C_1 . Gen predicts this garbage by emulating Eval's actions when making a bad assumption. More precisely, he predicts both possible wrong assumptions:

- 1. Gen emulates Eval in the case where she assumes $S = S^1$, while in fact $S = S^0$. Gen encrypts C_0 with S^0 , yielding garbage material M'_0 , and evaluates C_1 using $M_{cond} \oplus M'_0$.
- 2. Gen emulates Eval in the case where she assumes $S = S^0$, while in fact $S = S^1$. Gen encrypts C_1 with S^1 and evaluates C_0 using $M_{cond} \oplus M'_1$.

These emulations compute the possible garbage output from both branches. Gen uses the garbage output labels to construct encrypted truth tables for the mux.

By our approach, Gen and Eval compactly represent the conditional composition of C_0 and C_1 . In particular, Gen sends $M_{cond} = M_0 \oplus M_1$ instead of $M_0 || M_1$. The XOR-stacked material is shorter than the concatenated material and hence more efficient to transmit. Both the demux and mux require additional material, but the amount required is linear in the number of inputs/outputs and is usually small compared to the amount of material needed for the branches.

6 Formalization of Circuits

We formalize our technique as a *garbling scheme* [BHR12]. Before defining our scheme, we specify the syntactic objects that it manipulates. Specifically, we formalize circuits that include explicit conditional branching.

A circuit is typically understood as the composition of many Boolean gates together with specified input and output wires. We refer to this representation as a *netlist*. We do not specify the syntax of netlists and instead leave the handling of netlists to another *underlying* garbling scheme, which we refer to as **Base**. In practice, our implementation instantiates **Stack** with the half-gates technique, the state-of-the-art scheme for securely computing netlists [ZRE15].

Unfortunately, netlists alone are insufficient for our approach because they do not explicate conditional branching. Therefore, we add the notion of a *conditional*. A conditional is parameterized over two circuits, C_0 and C_1 . Conditionals with more than two branches can be constructed by nesting. In Supplementary Material, we also provide a *vectorized* construction that conditionally composes any number of branches without nesting. This vectorized construction is a simple generalization and is concretely more efficient yet notationally more complex. Thus, we now formalize our approach for branching factor two. The first bit of input to a conditional is, by convention, the *condition* bit s. The condition bit decides which of the two parameterized circuits should be executed. As an example, Fig. 1 depicts the conditional composition of C_0 and C_1 . We add one requirement to conditionals: the two subcircuits must use the same input and output wires. This requirement can be met without loss of generality by disposing of unused inputs or adding constant-valued outputs. From here on, we assume this requirement has been met.

We also add a third type of circuit that we call *sequences*. Sequences, while uninteresting, are necessary for our approach. Sequences allow us to place conditional circuits 'in the middle' of the overall circuit. As an example, Fig. 1 depicts a sequence of three circuits: the leftmost circuit that provides input to the conditional, the conditional circuit, and the rightmost circuit. Without sequences, we could not formalize the circuit in Fig. 1. A sequence is parameterized over two subcircuits. Vectors of circuits are constructed by nesting sequences. When executed, a sequence passes its input to its first subcircuit and uses the resulting output as input to its second subcircuit. We add one requirement to sequences: the number of output wires from the first subcircuit must match the number of input wires into the second subcircuit. We assume that this requirement is met in future discussion.

Let C_0, C_1 be two arbitrary circuits. The space of circuits is defined as follows:

$$\mathcal{C} ::= \mathsf{Netlist}(\cdot) \mid \mathsf{Cond}(\mathcal{C}_0, \mathcal{C}_1) \mid \mathsf{Seq}(\mathcal{C}_0, \mathcal{C}_1)$$

That is, a circuit is either a netlist, a conditional, or a sequence. By nesting conditionals and sequences, this small language can achieve complex branching control structure. As an example, we formalize Fig. 1 as:

 $\mathsf{Seq}(\mathcal{C}',\mathsf{Seq}(\mathsf{Cond}(\mathcal{C}_0,\mathcal{C}_1),\mathcal{C}''))$

7 Our Garbling Scheme

| 1 | En(e, x): | 1 L | De(d, Y): |
|----------|---|-----|---|
| 2 | $oldsymbol{X} \leftarrow \lambda$ | 2 | $oldsymbol{y} \leftarrow \lambda$ |
| 3 | for $i \in 0n{-1}$: | 3 | for $i \in 0m{-}1$: |
| 4 | $\left(X^0, X^1\right) \leftarrow e[i]$ | 4 | $\left(Y^0,Y^1 ight) \leftarrow d[i]$ |
| 5 | $\mathbf{if} \ \boldsymbol{x}[i] = 0 \ \mathbf{then} \ \boldsymbol{X}[i] \leftarrow X^0;$ | 5 | if $\boldsymbol{Y}[i] = Y^0$ then $\boldsymbol{y}[i] \leftarrow 0;$ |
| 6 | else $\boldsymbol{X}[i] \leftarrow X^1;$ | 6 | else if $\mathbf{Y}[i] = Y^1$ then |
| 7 | $\operatorname{return} X$ | 7 | $oldsymbol{y}[i] \gets 1$ |
| | | 8 | $\mathbf{else\ return}\ \bot;$ |
| | | 9 | $\mathrm{return}\;y$ |
| | | | |

Fig. 2. The input encoding algorithm En and the output decoding algorithm De. En specifies how to encrypt input values, resulting in input labels. Symmetrically, De specifies how to decrypt output labels into cleartext output values. En and De are generic and work for any projective garbling scheme.

In this section, we formalize our garbling scheme, Stack, presented in Construction 1. Stack securely evaluates functions represented by circuits as defined in Sect. 6. Furthermore, if a circuit has conditional branching, then Stack compactly represents the material for the conditional, reducing communication cost.

Garbling schemes abstract the detail of encrypted circuit evaluation such that protocols can be written generically and new garbled circuit advancements can be quickly integrated [BHR12]. That is, a garbling scheme is a specification, not a protocol. For completeness, Supplementary Material provides a reference protocol that uses the garbling scheme abstraction to achieve semihonest 2PC.

A garbling scheme is a tuple of five algorithms:

ev is a reference function that describes cleartext circuit semantics. The remaining four algorithms *securely* achieve the same result as ev. The idea is that if (1) the circuit is encrypted using Gb, (2) the players' cleartext inputs are encoded using En, (3) the encoded inputs and garbled circuit are evaluated using Ev, and (4) the encoded outputs are decoded using De, then the output should be the same as obtained by invoking ev directly.

1 Stack. $Gb(1^{\kappa}, C, S)$: 1 Stack.ev(C, x): $(M', e, d') \leftarrow \mathsf{Gb}'(1^k, \mathcal{C}, S)$ 2 switch C: $\mathbf{2}$ case $Netlist(\cdot)$: $d \leftarrow \mathsf{GenProjection}(m, S)$ 3 3 return Base.ev(C, x) $M_{tr} \leftarrow trans.\mathsf{Gb}(d',d)$ 4 4 case $Seq(\mathcal{C}_0, \mathcal{C}_1)$: $M \leftarrow M' || M_{tr}$ 5 5 $\boldsymbol{u}_0 \leftarrow \mathsf{Stack}.\mathsf{ev}(\mathcal{C}_0, \boldsymbol{x})$ 6 6 return (M, e, d) $\boldsymbol{y} \leftarrow \mathsf{Stack.ev}(\mathcal{C}_1, \boldsymbol{y}_0)$ $\mathbf{7}$ 1 $Gb'(1^{\kappa}, C, S)$: return y8 $\mathbf{2}$ switch C: 9 case $Cond(\mathcal{C}_0, \mathcal{C}_1)$: 3 case $Netlist(\cdot)$: if x[0] = 0 then 10 return Base. $Gb(1^{\kappa}, \mathcal{C}, S)$ $\mathbf{4}$ return Stack.ev(C_0, x) 11 case $Seq(\mathcal{C}_0, \mathcal{C}_1)$: $\mathbf{5}$ else 12 $(M_0, e_0, d_0) \leftarrow \mathsf{Gb}'(1^\kappa, \mathcal{C}_0, S)$ 6 13 return Stack.ev(C_1, x) $(M_1, e_1, d_1) \leftarrow \mathsf{Gb}'(1^\kappa, \mathcal{C}_1, S)$ $\mathbf{7}$ Stack. $Ev(\mathcal{C}, M, X)$: 8 $M_{tr} \leftarrow trans.\mathsf{Gb}(d_0, e_1)$ 1 $M \leftarrow (M_0 || M_{tr} || M_1)$ 2 $(M'||M_{tr}) \leftarrow M$ 9 $\mathbf{Y}' \leftarrow \mathsf{Ev}'(\mathcal{C}, M', \mathbf{X})$ return (M, e_0, d_1) 10 3 $\boldsymbol{Y} \leftarrow trans.\mathsf{Ev}(\boldsymbol{Y}', M_{tr})$ case Cond $(\mathcal{C}_0, \mathcal{C}_1)$: $\mathbf{4}$ 11 return Y $e \leftarrow \mathsf{GenProjection}(n, S)$ 5 $\mathbf{12}$ $d \leftarrow \mathsf{GenProjection}(m, S)$ 13 1 $E \checkmark (\mathcal{C}, M, X)$: $(S^0, S^1) \leftarrow e[0]$ 14 switch C: $\mathbf{2}$ $(M_0, e_0, d_0) \leftarrow \mathsf{Gb}'(1^{\kappa}, \mathcal{C}_0, S^1)$ 15 case $Netlist(\cdot)$: 3 $(M_1, e_1, d_1) \leftarrow \mathsf{Gb}'(1^\kappa, \mathcal{C}_1, S^0)$ 16 $\boldsymbol{Y} \leftarrow \mathsf{Base}.\mathsf{Ev}(\mathcal{C}, M, \boldsymbol{X})$ 4 $(M_{dem}, \perp_0, \perp_1) \leftarrow$ 17return Y $\mathbf{5}$ $demux.Gb(S^0, S^1, e, e_0, e_1)$ 6 case $Seg(\mathcal{C}_0, \mathcal{C}_1)$: $M_{cond} \leftarrow M_0 \oplus M_1$ 18 $(M_0||M_{tr}||M_1) \leftarrow M$ $\mathbf{7}$ $(M'_0, \cdot, \cdot) \leftarrow \mathsf{Gb}'(1^{\kappa}, \mathcal{C}_0, S^0)$ 19 $\boldsymbol{Y}_0 \leftarrow \mathsf{Ev}'(\mathcal{C}_0, M_0, \boldsymbol{X})$ 8 $(M'_1, \cdot, \cdot) \leftarrow \mathsf{Gb}'(1^{\kappa}, \mathcal{C}_1, S^1)$ 20 9 $X_1 \leftarrow trans. \mathsf{Ev}(Y_0, M_{tr})$ $\perp'_0 \leftarrow \mathsf{Ev}(\mathcal{C}_0, M_{cond} \oplus M'_1, \perp_0)$ 21 $\boldsymbol{Y} \leftarrow \mathsf{Ev}'(\mathcal{C}_1, M_1, \boldsymbol{X}_1)$ 10 22 $\perp'_1 \leftarrow \mathsf{Ev}(\mathcal{C}_1, M_{cond} \oplus M'_0, \perp_1)$ return Y11 23 $M_{mux} \leftarrow$ $\mathbf{12}$ case $Cond(\mathcal{C}_0, \mathcal{C}_1)$: $mux.\mathsf{Gb}(S^0, S^1, d, d_0, d_1, \bot_0', \bot_1')$ $(M_{dem}||M_{cond}||M_{mux}) \leftarrow M$ 13 $\mathbf{24}$ $M \leftarrow (M_{dem} || M_{cond} || M_{mux})$ $S \leftarrow X[0]$ 14 $\mathbf{25}$ return (M, e, d) $(\boldsymbol{X}_0, \boldsymbol{X}_1) \leftarrow$ 15 1 GenProjection(n, S): $demux.Ev(S, X, M_{dem})$ $\mathbf{2}$ $p \leftarrow \lambda$ 16 $(M_0, \cdot, \cdot) \leftarrow \mathsf{Gb}'(1^{\kappa}, \mathcal{C}_0, S)$ for $i \in 0..n-1$: $(M_1, \cdot, \cdot) \leftarrow \mathsf{Gb}'(1^{\kappa}, \mathcal{C}_1, S)$ 3 $\mathbf{17}$ $X^0 \leftarrow_{\$S} \{0,1\}^{\kappa}$ $\mathbf{4}$ $\boldsymbol{Y}_0 \leftarrow \mathsf{Ev}'(\mathcal{C}_0, M_{cond} \oplus M_1, \boldsymbol{X}_0)$ 18 $X^1 \leftarrow_{\$S} \{0,1\}^{\kappa}$ $\boldsymbol{Y}_1 \leftarrow \mathsf{Ev}'(\mathcal{C}_1, M_{cond} \oplus M_0, \boldsymbol{X}_1)$ $\mathbf{5}$ 19 $\boldsymbol{Y} \leftarrow mux.\mathsf{Ev}(S, \boldsymbol{Y}_0, \boldsymbol{Y}_1, M_{mux})$ 6 $c \leftarrow_{\$S} \{0, 1\}$ 20 $p \leftarrow p || ((X^0 || c), (X^1 || 1 \oplus c))$ $\mathbf{7}$ $\mathbf{21}$ return Yreturn p8

Fig. 3. Our garbling scheme Stack. Let Stack.En = En and Stack.De = De as defined in Fig. 2. Ev and Gb are written in terms of recursive sub-procedures Ev' and Gb' respectively. The procedure GenProjection draws a pseudorandom input or output projection (à la projective garbling schemes). Gb, Gb', and GenProjection each take an explicit pseudorandom seed S. Recall that when using S as a pseudorandom seed, there is an implicit counter that ensures drawn values are independent.

Construction 1 (Stack garbling scheme). Stack is the tuple of algorithms (Stack.ev, Stack.Gb, Stack.En, Stack.Ev, Stack.De) presented in Figs. 2, 3 and 4.

Construction 1 supports any number of branches via nested conditionals. We also provide a construction (with a proof) that conditionally composes arbitrary numbers of branches without nesting in Supplementary Material. This vectorized construction and its proofs are immediate given Construction 1.

In the following subsections, we present the interface to and our instantiation of each algorithm. In Sect. 8, we prove that our instantiation is **correct**, **oblivious**, **private**, and **authentic**, as defined in [BHR12]. Formal definitions of these properties are included in Sect. 8.

Lemmas and theorems proved in Sect. 8 imply the following:

Theorem 1. If H is modeled as a RO and the underlying scheme Base is halfgates [ZRE15], then Construction 1 is correct, oblivious, private, and authentic.

7.1 Projective Garbling Schemes, Encoding, and Decoding

We consider *projective* garbling schemes [BHR12]. In a projective scheme, each circuit wire is encrypted by one of two possible labels, where one label corresponds to 0 and the other to 1. Correspondingly, a *projection* is a vector of pairs of labels. Stack is projective.

Due to projectivity, encrypting inputs and decrypting outputs is simple. In particular, En and De are implemented as straightforward mappings between truth values and labels. Our instantiations of En and De (Fig. 2) are generic to all projective garbling schemes:

En maps cleartext inputs to encrypted inputs. More precisely, it maps an *encoding string e* and a vector of cleartext inputs \boldsymbol{x} to a vector of input labels \boldsymbol{X} . In a projective scheme, e is a vector of pairs of labels (a projection). Our specification of En 'walks' \boldsymbol{x} and e together. At each index, it checks the value of the *i*th input bit and appends the corresponding label to \boldsymbol{X} . When instantiated in a protocol, En is typically implemented via OT; we do this as well.

De maps encrypted outputs to cleartext outputs. More precisely, it maps a *decoding string d* and a vector of output labels \mathbf{Y} to a vector of cleartext outputs \mathbf{y} . Like e, d is a vector of pairs of labels (a projection) when the garbling scheme is projective. Our specification of De is dual to our construction of En. The algorithm walks \mathbf{Y} and d together. At each index, it checks if the *i*th output is equal to the 0 label or to the 1 label and appends the appropriate truth value to the output vector. If any output does not correspond to a label, then the algorithm outputs \perp to indicate that an error has occurred.

7.2 Underlying Garbling Scheme

Stack directly handles conditionals and sequences but leaves the handling of netlists to another garbling scheme. That is, Stack is parameterized over an *underlying* garbling scheme Base. In practice, we implement Base using the state-of-the-art half-gates technique [ZRE15]. Our formalization assumes that Base is

a package that includes all garbling scheme algorithms. For example, Base.Gb is the underlying scheme's procedure for encrypting netlists.

We place the following requirements on Base:

- Base is correct, oblivious, private, and authentic ([BHR12] definitions are stated in Sect. 8).
- Base is **projective** [BHR12]. That is, each wire has two possible labels.
- Base provides a color procedure that assigns a different Boolean value to the two labels on each wire. In practice, color is implemented via the traditional point-and-permute technique [BMR90]. This requirement allows Stack to manipulate labels chosen by Base.
- Base produces labels and material that are indistinguishable from random strings. This property is critical for securely stacking material and is discussed at length in our proofs (Sect. 8).

7.3 Circuit Semantics

ev specifies cleartext semantics. More precisely, ev maps a circuit C and an input x to an output y. The correctness of a garbling scheme is defined with respect to ev: evaluating a circuit under encryption should yield the same output as evaluating the circuit in cleartext.

Stack.ev (Fig. 3) conditionally dispatches on the structure of C:

- If ${\mathcal C}$ is a netlist, then ${\sf Stack.ev}$ delegates to ${\sf Base.ev}.$
- If C is a sequence Seq (C_0, C_1) , then Stack.ev recursively evaluates C_0 , uses the output as input to a recursive evaluation of C_1 , and returns the result.
- If C is a conditional $Cond(C_0, C_1)$, then Stack.ev dispatches based on the condition bit. If the condition bit is 0, then Stack.ev recursively evaluates C_0 and otherwise recursively evaluates C_1 .

7.4 Circuit Encryption

Gb encrypts circuits. More precisely, Gb maps a circuit C to material M, an encoding string e, and a decoding string d. e contains the input labels that are encryptions of the input bits, and d contains output labels that describe how to decrypt the output bits.

Our presentation of Gb differs from [BHR12]'s in two ways:

- 1. [BHR12]'s presentation requires Gb to include the circuit topology as part of its output, i.e. the output of Gb must include C. We opt to omit this because we assume both parties know the entire topology a priori and so this added information is not needed. Furthermore, omitting the topology results in a shorter and simpler garbling scheme. This omission requires the procedure Ev to take the circuit topology C as an explicit argument.
- 2. [BHR12]'s presentation models Gb as a pseudorandom procedure. Since we deal with explicit randomness, we instead define Gb as a deterministic procedure that takes a pseudorandom seed S as an additional argument.

Stack.Gb captures many of the key ideas of our approach. The core of the specification is a delegation to Gb', an algorithm that recursively descends over the structure of the circuit. We first explain Gb' before returning to the top level Stack.Gb. Gb' processes C by case analysis:

- If C is a netlist, Gb' delegates to Base.Gb. Netlists are the "leaves" of the tree Gb' constructs. Ultimately, netlists produce the material that we stack.
- If C is a sequence Seq(C_0, C_1), then Gb' recursively encrypts both subcircuits. However, this is not a complete construction: the output encoding of C_0 , i.e. d_0 , is *independent* of the input encoding of C_1 , i.e. e_1 . Thus, we *translate* d_0 to e_1 . The procedure *trans*.Gb constructs material for a gadget that implements this translation. *trans*.Gb is described in Sect. 7.6.
- If C is a conditional, then Gb' recursively encrypts both subcircuits and stacks the resultant material. Gb' also constructs material for the mux and demux, whose operation is described formally in Sect. 7.6.

We begin by calling GenProjection to draw uniform input encoding e and output decoding d. GenProjection uses a pseudorandom seed to sample a projection (i.e. a vector of pairs of labels).³ The sampled projections e and d contain the input and output labels for the overall conditional.

By convention, the first input to the conditional is the branch condition. Therefore, we extract both condition labels S^0 and S^1 by looking in the first index of the input encoding e. Gb' uses these condition labels as seeds to recursively encrypt both subcircuits. There is an important detail that we do not explicate in the code: if the string of material from one branch is shorter than the other, then Gb' pads the shorter material with uniform bits until it is of the same length. That is, if M_0 is shorter, then it is padded with uniform bits drawn from S^1 , and vice versa. Padding is critical for security (see Sect. 8).

Next, Gb' encrypts the demux. The demux has two roles. First, the demux inputs predictable garbage to the branch not taken. Second, the demux translates labels in e to labels in either e_0 or e_1 , depending on s. The demux gadget is encrypted using a call to demux.Gb. demux.Gb outputs the demux material as well as two sets of labels \perp_0 and \perp_1 . These sets contain the garbage inputs that Eval obtains when evaluating the branch not taken.

Next, Gb' encrypts the mux. To do so, Gb' computes the two possible sets of garbage output labels by emulating both bad assumptions Eval can make (Line 19 through Line 22). That is, Gb' encrypts both circuits using the wrong seeds and then evaluates using garbage material and garbage inputs. Now, Gb' has (1) both condition labels S^0 and S^1 , (2) the conditional output projection d, (3) the output projections of each branch d_0 and d_1 , and (4) both garbage outputs \perp'_0 and \perp'_1 . This information suffices to encrypt the mux, which is done by calling mux.Gb. The mux collects garbage outputs and translates valid branch outputs to labels in d.

Finally, Gb' returns all material and the input/output projections.

³ We use point-and-permute [BMR90] to encode a color bit in the least significant bit of each label. Color bits instruct Eval how to decrypt encrypted truth tables.

Next, we return to the top level Stack.Gb algorithm. After encrypting C using Gb', we translate the output encoding d' to a fresh, randomly generated (via a call to GenProjection) encoding d. This top level translator gadget ensures that Eval learns nothing about the circuit input except what can be deduced from the output. More practically, our proof of privacy relies on this top level translator. Finally, Stack.Gb concatenates material and returns.

7.5 Evaluation Under Encryption

 Ev evaluates circuits under encryption. More precisely, Ev maps a circuit \mathcal{C} , material M, and inputs X to outputs Y.

Like Stack.Gb, Stack.Ev delegates to a recursive subprocedure, Ev':

- If ${\mathcal C}$ is a netlist, Ev' delegates to $\mathsf{Base}.\mathsf{Ev}.$
- If C is a sequence, then Ev' recursively evaluates both subcircuits. First, the material is broken up into pieces corresponding to the two subcircuits and the intervening translator. These three components are evaluated in order. The translator is evaluated by calling *trans*. Ev .
- If C is a conditional, then $\mathsf{Ev}'(1)$ encrypts the branch not taken, (2) unstacks material for the branch taken, and (3) evaluates the branch taken. Of course, these steps are completed obliviously.

First, Ev' decomposes the material into material for the demux, for the conditional, and for the mux. The first input is S by convention. Ev' uses Sto demultiplex the inputs by calling *demux*. Ev . Let s be the taken branch. That is, X_s holds valid inputs while $X_{\neg s}$ holds garbage inputs. Ev' uses S to encrypt *both* subcircuits, padding the shorter encryption with uniform bits drawn from S. Next, Ev' recursively evaluates both subcircuits by unstacking material. One resultant output is valid and the other is garbage. Finally, $mux.\mathsf{Ev}$ collects garbage output.

7.6 Circuit Gadgets

Stack introduces three circuit gadgets which 'glue together' circuits: (1) the translator aligns the output and input labels of sequentially composed circuits, (2) the demux obliviously inputs garbage to non-target branches, and (3) the mux collects garbage outputs.

Translator. Consider the sequence $Seq(C_0, C_1)$. In Gb', Stack recursively generates encryptions of both subcircuits. This results in input/output encodings for both subcircuits. Our semantics require that the output labels of C_0 are used as inputs for C_1 . However, the output labels of C_0 are not aligned with the input encoding for C_1 : the two circuits are generated by independent calls to Gb'.

Fortunately, we can resolve this mismatch. We *translate* the output labels of C_0 to align with the inputs encoding for C_1 . This translation is implemented as a

| 1 | trans. Ev(Y, M): | 1 t | rans.Gb(d, e): | 1 t: | $rans.\mathcal{S}(oldsymbol{Y},oldsymbol{X})$: |
|----------|-------------------------------------|------------|--|----------|---|
| 2 | $oldsymbol{X} \leftarrow \lambda$ | 2 | $M \leftarrow \lambda$ | 2 | $M \leftarrow \lambda$ |
| 3 | for $i \in 0 oldsymbol{Y} $ –1 : | 3 | for $i \in 0 d $ –1 : | 3 | for $i \in 0 oldsymbol{Y} $ –1 : |
| 4 | $Y \leftarrow \boldsymbol{Y}[i]$ | 4 | $(Y^0, Y^1) \leftarrow d[i]$ | 4 | $Y \leftarrow oldsymbol{Y}[i]$ |
| 5 | $(row_0 row_1 M) \leftarrow$ | 5 | $(X^0, X^1) \leftarrow e[i]$ | 5 | $X \leftarrow \mathbf{X}[i]$ |
| | M | 6 | $c \leftarrow color(Y^0)$ | 6 | $c \leftarrow color(Y)$ |
| 6 | $c \leftarrow color(Y)$ | 7 | $row_0 \leftarrow H(Y^c) \oplus X^c$ | 7 | $row_c \leftarrow H(Y) \oplus X$ |
| 7 | $oldsymbol{X} \leftarrow$ | 8 | $row_1 \leftarrow$ | 8 | $row_{1\oplus c} \leftarrow_{\$S} \{0,1\}^{\kappa}$ |
| | $oldsymbol{X} H(Y) \oplus row_c$ | | $H(Y^{1\oplus c})\oplus X^{1\oplus c}$ | 9 | $M \leftarrow$ |
| 8 | $\operatorname{return} X$ | 9 | $M \leftarrow M row_0 row_1$ | | $M row_0 row_1$ |
| | | 10 | return M | 10 | return M |

Fig. 4. The algorithms associated with the translator gadget. trans.Ev and trans.Gb describe the actions taken respectively by Eval and Gen. trans.S is a simulator used to prove that Stack is private.

garbled circuit gadget. Consider an individual output y_0 of C_0 and a corresponding input x_1 of C_1 . The translation from y_0 to x_1 is explained by the following encrypted truth table:

| \mathcal{C}_0 output | $ \mathcal{C}_1 	ext{ input }$ |
|------------------------|----------------------------------|
| Y_{0}^{0} | X_{1}^{0} |
| Y_0^1 | X_1^1 |

That is, **Eval** decrypts an input label that encodes the same truth value as the output label. This table is implemented by the following two strings⁴:

$$H(Y_0^0) \oplus X_1^0$$
$$H(Y_0^1) \oplus X_1^1$$

We assume that the underlying scheme provides a color procedure (Sect. 7.2). Gen permutes the two rows according to the color of Y_0^0 . Eval decrypts a row according to the color of her Y label. Recall that H is modeled as a random oracle (Sect. 4). Further, Eval views either Y_0^0 or Y_0^1 , but not both. Therefore, Eval can decrypt only one of the rows and hence cannot determine which truth value she has decrypted.

A vector of output wires is translated to a vector of input wires by many translation components. The procedures trans.Gb and trans.Ev (Fig. 4) describe the actions taken by Gen and Eval respectively in handling vectors of translation components. Translation gadgets use two ciphertexts per wire.

Demux. Consider a conditional $Cond(\mathcal{C}_0, \mathcal{C}_1)$. Recall, Eval evaluates the branch taken by reconstructing material for the branch not taken. However, this evaluation must prevent Eval from learning which branch is taken, so we require

⁴ Formally, each garbled row is given a unique ID, and calls to H for that row take the ID as an extra argument. We omit this for simplicity of notation.

Eval to evaluate *both* branches in this manner. When **Eval** attempts to evaluate the branch not taken she obtains garbage outputs. We ensure these outputs are fixed values that can be garbage collected by fixing the garbage inputs. Garbage inputs are computed by a demux gadget.

Like the translator, we construct the demux wire-by-wire. Each component of the demux takes two inputs: the input wire to demultiplex and the branch condition wire s. A component that demultiplexes an individual wire implements the following encrypted truth table:

| condition | input | \mathcal{C}_0 label | \mathcal{C}_1 label |
|-----------|-------|-----------------------|-----------------------|
| S^0 | X^0 | X_0^0 | \perp_1 |
| S^0 | X^1 | X_0^1 | \perp_1 |
| S^1 | X^0 | \perp_0 | X_{1}^{0} |
| S^1 | X^1 | \perp_0 | $X_1^{\hat{1}}$ |

That is, if $S = S^0$, then Eval decrypts (1) a valid input label for C_0 corresponding to the input label X and (2) a garbage input for C_1 . Note that Eval receives the same label \perp_1 regardless of the input label X. If $S = S^1$, the component acts symmetrically, providing valid labels to C_1 and garbage to C_0 . Like the translator, we mechanically convert this encrypted truth table into two sets of four ciphertexts and permute the sets according to input colors. The functions demux.Gb and demux.Ev respectively encrypt and evaluate a demux. These functions are implemented similarly to trans.Gb and trans.Ev and, in particular, require use of a function H modeled as a random oracle.

Mux. In the case of a conditional circuit, Eval uses garbage material to evaluate the branch not taken. Furthermore, this branch receives fixed garbage inputs, thanks to the demux. Therefore, the output labels of the branch not taken are deterministic and independent of the conditional's input labels. That is, each output wire has only one possible garbage label. The remaining task is to collect the garbage labels. This garbage collection is handled by the mux gadget.

Like the other gadgets, the mux handles outputs wire-by-wire. The mux component for each wire takes three inputs: one output wire from each branch and the branch condition wire s. The individual wire components implement the following encrypted truth table:

| condition | \mathcal{C}_0 label | \mathcal{C}_1 label | output |
|-----------|-----------------------|-----------------------|--------|
| S^0 | Y_{0}^{0} | \perp_1 | Y^0 |
| S^0 | Y_0^1 | \perp_1 | Y^1 |
| S^1 | \perp_0 | Y_{1}^{0} | Y^0 |
| S^1 | \perp_0 | Y_1^1 | Y^1 |

That is, Eval decrypts either Y^0 or Y^1 according to whichever valid output label is available. This table can be achieved using four ciphertexts, similar to the previous gadgets. The functions $mux.\mathsf{Gb}$ and $mux.\mathsf{Ev}$ respectively encrypt and evaluate a mux. These functions use a function H modeled as a RO.

8 Proofs

Now that we have presented our construction both at a high level and in detail, we prove that it is correct and secure. The [BHR12] framework requires garbling schemes to be **correct**, **oblivious**, **private**, and **authentic**. Stack satisfies these properties. The formal definitions we use are derived from [BHR12], but adjusted to our notation; we adjust Gb such that it does not output a circuit topology and Ev such that it takes a circuit topology as a parameter (see Sect. 7).

8.1 Correctness

Definition 1 (Correctness). A garbling scheme is **correct** if for all circuits C, all input strings x of length n, and all pseudorandom seeds S:

 $De(d, Ev(\mathcal{C}, M, En(e, \mathbf{x}))) = ev(\mathcal{C}, \mathbf{x})$

where $(M, e, d) = \mathsf{Gb}(1^{\kappa}, \mathcal{C}, S)$

Correctness requires the scheme to realize the semantics specified by ev.

Theorem 2. If Base is correct, then Stack is correct.

Proof of correctness of Stack tracks the structure of C and can be inferred from discussion in Sect. 5. Due to a lack of space, the full proof is presented in Supplementary Material.

8.2 Security

The [BHR12] notion of a garbling scheme is general, and an arbitrary scheme is not a candidate underlying scheme for Stack. Therefore, we build on a smaller class of schemes, which is nevertheless general and includes all standard schemes, such as half-gates [ZRE15]. Specifically, we define *stackable* garbling schemes, which are the candidate underlying schemes for Stack. A stackable scheme (1) produces random looking (to a polytime distinguisher) wire labels and material and (2) allows interoperation with our circuit gadgets.

Definition 2 (Stackability). A garbling scheme is stackable if:

1. For all circuits C and all inputs x,

$$(\mathcal{C}, M, \mathit{En}(e, \mathbf{x})) \stackrel{c}{=} (\mathcal{C}, M', \mathbf{X}')$$

where S is uniformly drawn, $(M, e, \cdot) = \mathsf{Gb}(1^{\kappa}, \mathcal{C}, S), \ \mathbf{X}' \leftarrow_{\$} \{0, 1\}^{|\mathbf{X}|}, \ and \ M' \leftarrow_{\$} \{0, 1\}^{|M|}.$

- 2. The scheme is projective [BHR12].
- 3. There exists an efficient deterministic procedure color that maps strings to $\{0,1\}$ such that for all projective label pairs A^0, A^1

$$color(A^0) \neq color(A^1)$$

We informally explain this definition. When Eval evaluates a conditional, it is critical that she cannot distinguish which branch is taken. This is why circuit encryptions must 'look random' to Eval. In particular, recall that Eval tries to reconstruct material for both branches; in one case she succeeds and in the other she fails and constructs garbage material. It is these two strings of material that she should not distinguish. By ensuring both strings are random-looking, Definition 2 ensures that Eval cannot distinguish which branch is taken. We note that this indistinguishability is similar in flavor to the topology-decoupling property of [Kol18].

Projectivity and wire coloring allow our translator, mux, and demux to interface with stackable schemes. Because stackable schemes are projective, we know that input encoding and output decoding strings are vectors of pairs of labels. This allows us to encrypt our gadgets. For example, trans.Gb in Fig. 4 assumes d and e are projective. Notice also that this procedure, as well as the procedures that encrypt the mux and demux, makes use of the color procedure to determine row order and allow Eval to decrypt. color must be defined for *all* bitstrings, which is significant because it means that color is defined even for garbage labels.

Many traditional garbling schemes are stackable. We focus on two. First, we sketch a proof that the half-gates construction [ZRE15] is stackable. This allows us to use half-gates as Base. Second, we show that if Base is stackable, then Stack itself is stackable. This allows us to arbitrarily nest conditional circuits.

Lemma 1. Let H be the hash function used in [ZRE15]. If H is modeled as a random oracle, then the half-gates garbling scheme of [ZRE15] is stackable.

Proof. By the fact that half-gates uniformly draws input labels and the properties of the hash function used to construct material for individual gates. Half-gates is secure given a correlation-robust function, and hence its [BHR12] security properties hold in the stronger RO model. Half-gates is a projective scheme and implements the color procedure via point-and-permute [BMR90]. \Box

Lemma 2. If **Base** is stackable and H is modeled as a random oracle, then **Stack** is stackable.

Proof. By induction on the structure of the target circuit C. We rely on the RO properties of H for the mux, demux, and translator. In the following, we use the phrase 'x looks random' to mean that x is indistinguishable from a uniform string of the same length.

- Suppose C is a netlist. Then Stack.Gb delegates to Base, which is assumed to be stackable. Netlists are stackable.
- Suppose C is a sequence $Seq(C_0, C_1)$. By induction, both C_0 and C_1 are stackable. It remains to demonstrate that the intervening translation gadget preserves stackability. Consider a subcomponent of the translator that translates one wire. This subcomponent is implemented as an encrypted truth table with two ciphertexts of material (Sect. 7.6). Each row is the XOR of

an input label with the output of H. H is modeled as a random oracle and hence its output looks random. Furthermore, correctly decrypting one row yields an input label for C_1 which, by induction, looks random. Therefore, the ciphertexts constructed by *trans*.Gb look random, so the translation component preserves stackability. Sequences are stackable.

- Suppose C is a conditional $Cond(C_0, C_1)$. First, we examine the demux. The demux inputs are pseudorandomly chosen by GenProjection and hence look random. Further, by a similar argument to the translator (the demux is implemented by H), the demux material looks random. Therefore the demux preserves stackability.

Next, we look at C_0 and C_1 together. By induction, both C_0 and C_1 individually preserve stackability, so the materials M_0 and M_1 look random. If we ignore the inputs X, then $M_0 \oplus M_1$ also looks random. It remains to show that X does not allow a distinguisher. Consider the actions taken by Ev' when handling a conditional. Eval makes one good assumption and one bad assumption. That is, she uses the seed S to encrypt both $\mathcal{C}_{\neg s}$ and \mathcal{C}_s . In both cases, the target circuit is stackable, and hence the resultant material looks random. Here, it is critical that we pad the shorter of the two strings of material; if M_s were shorter than $M_{\neg s}$, then a distinguisher could textually compare $M_{\neg s}$ to the trailing bits of $M_0 \oplus M_1$. Since we pad with random bits until both strings are the same length, such a comparison is impossible. The good and bad assumptions both lead to random looking material, so the two cases are indistinguishable from one another.

Finally, we examine the mux. Because C_0 and C_1 are stackable, the mux inputs look random. Additionally, the output of the mux preserves stackability: the output labels are randomly chosen by GenProjection. By a similar argument to the translator and demux components (the mux material is an encrypted truth table constructed by H), the material looks random. Therefore, the mux preserves stackability.

Stack is stackable.

Obliviousness. Stackability allows us to prove the necessary security properties of our scheme. The first property specified by [BHR12] is *obliviousness*. The following definition is adjusted to our notation:

Definition 3 (Obliviousness). A garbling scheme is **oblivious** if there exists a simulator S_{obv} such that for any circuit C and all inputs x of length n, the following are indistinguishable:

$$(\mathcal{C}, M, \mathbf{X}) \stackrel{c}{=} \mathcal{S}_{obv}(1^{\kappa}, \mathcal{C})$$

where S is uniform, $(M, e, \cdot) = \mathsf{Gb}(1^{\kappa}, \mathcal{C}, S)$ and $\mathbf{X} = \mathsf{En}(e, \mathbf{x})$.

Informally, obliviousness ensures that the material M and encoded input labels X reveal no information about the input x or about the output $ev(\mathcal{C}, x)$. Obliviousness follows trivially from stackability:

Lemma 3. Every stackable scheme is oblivious.

Proof. Choose S_{obv} to be a procedure that draws uniform pseudorandom strings (M', \mathbf{X}') of the correct length. By stackability, $(\mathcal{C}, M, \mathbf{X}) \stackrel{c}{=} (\mathcal{C}, M', \mathbf{X}')$.

An immediate corollary of Lemma 3 is:

Theorem 3. If H is modeled as a RO and Base is stackable, Stack is oblivious.

Privacy. Next, we demonstrate that Stack satisfies [BHR12]'s definition of *privacy*, adjusted to our notation:

Definition 4 (Privacy). A garbling scheme is **private** if there exists a simulator S_{prv} such that for any circuit C and all inputs x of length n, the following are computationally indistinguishable:

$$(M, \boldsymbol{X}, d) \stackrel{c}{=} \mathcal{S}_{prv}(1^{\kappa}, \mathcal{C}, \boldsymbol{y}),$$

where S is uniform, $(M, e, d) = \mathsf{Gb}(1^{\kappa}, \mathcal{C}, S), \ \mathbf{X} = \mathsf{En}(e, \mathbf{x}), \ and \ \mathbf{y} = \mathsf{ev}(\mathcal{C}, \mathbf{x}).$

Privacy ensures that Eval, who is given access to (M, \mathbf{X}, d) , learns nothing about the input \mathbf{x} except what can be learned from the output \mathbf{y} .

Theorem 4. If Base is stackable and H is modeled as a random oracle, then Stack is private.

Proof. By obliviousness of Stack, properties of the top level translator gadget (Stack.Gb Line 4), and a hybrid simulator argument. We rely on the RO properties of H for the mux, demux and translator.

Consider the hybrid simulators listed in Fig. 5. The first, $hybrid_0$, corresponds to the real execution of Gb and En and the last, S_{prv} , is the privacy simulator. The intermediate hybrids demonstrate the indistinguishability of the real and ideal executions and hence demonstrate privacy. We argue indistinguishability of each hybrid:

- $hybrid_0 \stackrel{c}{=} hybrid_1$: $hybrid_1$ replaces the call to trans.Gb with a call to trans.S. This simulator uses the input/output label pairs to construct material for the rows that can be decrypted given X. These rows are identical to those constructed by trans.Gb and so are trivially indistinguishable. trans.S populates the remaining rows, which cannot be decrypted, with random strings while trans.Gb uses calls to H to populate these rows. Since H is modeled as a random oracle these two sets of rows are indistinguishable. The remaining changes add calls to deterministic procedures in order to set up the call to the simulator. Therefore, $hybrid_0 \stackrel{c}{=} hybrid_1$.
- $hybrid_1 \stackrel{c}{=} hybrid_2$: $hybrid_2$ replaces calls to \mathbf{Gb}' and \mathbf{En} with a call to \mathcal{S}'_{obv} . \mathcal{S}'_{obv} is the oblivousness simulator that simulates the garbling of the entire circuit except for the top level translator gadget. Since Stack is stackable, this simulator simply draws random strings of the appropriate length. Because Stack is oblivious and because all other objects in scope are independent of the garbling (note d' is no longer in scope since we replaced the translator by its simulator), $hybrid_2 \stackrel{c}{=} hybrid_1$.

```
1 hybrid<sub>0</sub>(\mathcal{C}, \boldsymbol{x}, S):
             (M', e, d') \leftarrow \mathsf{Gb}'(1^k, \mathcal{C}, S)
  \mathbf{2}
             d \leftarrow \mathsf{GenProjection}(m, S)
  3
             M_{tr} \leftarrow trans.\mathsf{Gb}(d',d)
  \mathbf{4}
             X \leftarrow \mathsf{En}(e, x)
  5
             M \leftarrow M' || M_{tr}
  6
             return (M, X, d)
  7
  1 hybrid<sub>1</sub>(\mathcal{C}, \boldsymbol{x}, S):
  \mathbf{2}
            oldsymbol{y} \leftarrow \mathsf{ev}(\mathcal{C},oldsymbol{x})
             (M', e, d') \leftarrow \mathsf{Gb}'(1^k, \mathcal{C}, S)
  3
            d \leftarrow \mathsf{GenProjection}(m, S)
  \mathbf{4}
            M_{tr} \leftarrow trans.\mathsf{Gb}(d',d)
  \mathbf{5}
             X \leftarrow \mathsf{En}(e, x)
  6
            oldsymbol{Y}' \leftarrow \mathsf{Ev}(\mathcal{C}, M', oldsymbol{X})
  7
            oldsymbol{Y} \leftarrow \mathsf{En}(d,oldsymbol{y})
  8
 9
            M_{tr} \leftarrow trans.\mathcal{S}(\mathbf{Y}', \mathbf{Y})
10
             M \leftarrow M' || M_{tr}
             return (M, X, d)
11
```

1 hubrid₂($\mathcal{C}, \boldsymbol{x}, S$): $\boldsymbol{y} \leftarrow \mathsf{ev}(\mathcal{C}, \boldsymbol{x})$ $\mathbf{2}$ $(M', e, d') \leftarrow \mathsf{Gb}'(1^k, \mathcal{C}, S)$ 3 $d \leftarrow \mathsf{GenProjection}(m, S)$ $\mathbf{4}$ $X \leftarrow \mathsf{En}(e, x)$ 5 $(M', \mathbf{X}) \leftarrow \mathcal{S}'_{obv}(1^{\kappa}, \mathcal{C})$ 6 $\mathbf{Y}' \leftarrow \mathsf{Ev}(\mathcal{C}, M', \mathbf{X})$ 7 8 $\boldsymbol{Y} \leftarrow \mathsf{En}(d, \boldsymbol{y})$ $M_{tr} \leftarrow trans.\mathcal{S}(\mathbf{Y}', \mathbf{Y})$ 9 $M \leftarrow M' || M_{tr}$ $\mathbf{10}$ return (M, X, d) $\mathbf{11}$ 1 $\mathcal{S}_{prv}(1^{\kappa}, \mathcal{C}, \boldsymbol{y})$: $\mathbf{2}$ $y \leftarrow ev(\mathcal{C}, x)$ 3 $d \leftarrow \mathsf{GenProjection}(m, S)$ 4 $(M', \mathbf{X}) \leftarrow \mathcal{S}'_{obv}(1^{\kappa}, \mathcal{C})$ $\mathbf{Y}' \leftarrow \mathsf{Ev}(\mathcal{C}, M', \mathbf{X})$ $\mathbf{5}$ $\boldsymbol{Y} \leftarrow \mathsf{En}(d, \boldsymbol{y})$ 6 $M_{tr} \leftarrow trans.\mathcal{S}(\mathbf{Y}', \mathbf{Y})$ 7 $M \leftarrow M' || M_{tr}$ 8 return (M, X, d)9

Fig. 5. Hybrid simulators that demonstrate Stack is private. $hybrid_0$ is identical to the real execution, and each subsequent hybrid is indistinguishable from the previous. The final 'hybrid' is the privacy simulator S_{prv} . Differences between the hybrids are indicated by highlighting added lines and striking removed lines.

- $hybrid_2 \stackrel{c}{=} S_{prv}$: In fact, the outputs of these two hybrids are identical. The key difference between the two hybrids is a change in interface. Additionally, the pseudorandom string S is now implicit since S_{prv} is a pseudorandom algorithm.

By transitivity, $hybrid_0 \stackrel{c}{=} S_{prv}$. Since the real and ideal executions are indistinguishable, Stack is private.

Authenticity. Finally, we prove that Stack satisfies [BHR12]'s definition of *authenticity*, adjusted to our notation:

Definition 5 (Authenticity). A garbling scheme is **authentic** if for all circuits C, all inputs x of length n, and all poly-time adversaries A the following probability is negligible in κ :

$$\mathsf{Pr}\left(\mathbf{Y}' \neq \mathsf{Ev}(\mathcal{C}, M, \mathbf{X}) \land \mathsf{De}(d, \mathbf{Y}') \neq \bot
ight)$$

where S is uniform, $(M, e, d) = Gb(1^{\kappa}, C, S)$, X = En(e, x), and Y' = A(C, M, X)

Authenticity ensures that even an adversarial evaluator cannot construct labels that successfully decode except by running $\mathsf{E} v$ as intended.

Theorem 5. If Base is authentic and H is modeled as a random oracle, then Stack is authentic.

Proof. We proceed backwards across the circuit C, at each step showing that A cannot obtain valid labels except by running the previous parts of the circuit. We rely on the RO properties of H for the mux, demux, and translator.

First, we examine the final top level translator gadget (Stack.Ev Line 4 and Stack.Gb Line 4). The output of the translator is determined by using H to decrypt garbled rows (Sect. 7.6). To break authenticity, \mathcal{A} must guess the output of H. But H is a random oracle and hence this is infeasible. Therefore, \mathcal{A} cannot obtain a decodable output except by running *trans*.Ev on valid translator input labels.

Now, it suffices to show that \mathcal{A} cannot obtain input to the final translator except by running the recursive procedure $\mathsf{Ev}'(\mathcal{C}, M, \mathbf{X})$. We demonstrate this by induction on the structure of the target circuit \mathcal{C} .

- Suppose C is a netlist. Gb' and Ev' delegate to Base which is assumed to be authentic. Therefore, A cannot obtain valid output of C without running Base.Ev. Netlists are authentic.
- Suppose C is a sequence $Seq(C_0, C_1)$. By induction, A cannot obtain valid output from C_1 except by running Ev'. We have already shown that the translator gadget preserves authenticity, so A cannot obtain input to C_1 except by running *trans*. Ev on valid input. Finally, C_0 also inductively preserves authenticity. Therefore, A cannot obtain input to the translator except by running Ev' on C_0 with valid input. Sequences are authentic.
- Suppose C is a conditional $Cond(C_0, C_1)$. First, we examine the mux. Using the same argument as for the translator (the mux is built using H), valid output cannot be obtained except by running mux.Ev on valid inputs. Inputs to the mux component are constructed by evaluating C_0 and C_1 . Con-

sider the branch condition s. By induction, \mathcal{A} cannot generate outputs of \mathcal{C}_s except by running Ev' on \mathcal{C}_s . $\mathcal{C}_{\neg s}$ is not supported by our inductive argument: neither the inputs to nor the outputs from $\mathcal{C}_{\neg s}$ are valid. Fortunately, we do not need $\mathcal{C}_{\neg s}$ to preserve authenticity. Even if \mathcal{A} can forge \perp -values from the non-target branch, she still needs valid output from the target branch to evaluate the mux.

Finally, we examine the demux. \mathcal{A} cannot construct valid input to \mathcal{C}_s except by running *demux*. Ev: the demux is built using H. Conditionals are authentic.

Stack is authentic.

9 Instantiating Our Scheme

We implemented Stack in C++ and used it to instantiate a semihonest 2PC protocol. We instantiate the underlying garbling scheme using the state-of-theart half-gates technique [ZRE15]. That is, XOR gates require no material or encryption while AND gates are implemented using fixed-key AES [BHKR13]. Each AND gate requires 2 ciphertexts, 4 AES encryptions to encrypt, and 2 AES encryptions to evaluate. We use computational security parameter $\kappa = 127$; the 128th bit is reserved for point and permute.

Construction 1 supports conditionals with two branches. While we can nest conditionals to achieve greater branching factors, this is somewhat inefficient; recall that to support branching, Eval must generate both branches and Gen must emulate Eval on both branches. If those branches themselves contain conditionals, then recursively both players must emulate *themselves*, and so on as the branching factor grows. This recursive behavior has quadratic complexity for both players and constant factor overhead that we would like to avoid.

In our implementation, we therefore instantiate a *vectorized* version of Construction 1, whereby n branches can be composed without nesting. In practice, this means that only the generator has quadratic computation, while the evaluator has computation linear in the number of branches. The constant factors are also lower. We formally present the vectorized construction in Supplementary Material, where we state the corresponding security theorem and its proof (by reference to the proofs of Theorems 2 to 5 and enumeration and discussion of the differences with the binary branching of Construction 1).

Our implementation uses inherent parallelism available in Gb and Ev : while garbling/evaluating branches, the implementation spawns additional threads.

10 Evaluation

Our evaluation compares Stack to the state-of-the-art half-gates scheme [ZRE15]. We constructed an experiment that conditionally composes evaluations of SHA-256 (47,726 AND gates per branch). We ensured that branches are processed independently and that there are no shortcuts due to branch similarity. While a more realistic circuit would include a variety of branches, our goal is to isolate a precise performance impact of Stack. We varied the number of branches between 1 and 16 and ran the experiment using half-gates and of Stack.

We ran experiments on two different machines:

- A MacBook Pro laptop with an Intel Dual-Core i5 3.1 GHz processor and 8 GB of RAM. This machine demonstrates Stack's performance on commodity hardware.
- An Amazon EC2 c4.8xlarge instance with 36 virtual cores and 60 GB of RAM (<300 MB RAM were needed for the 16 branch experiment). This machine explores inherent parallelism available in Stack's algorithms.

Both Gen and Eval were run on the same machine, reducing the available parallelism. Experiments were performed on two simulated network settings: (1) a simulated WAN with 50 Mbps bandwidth and 20 ms latency and (2) a simulated LAN with 1 Gbps bandwidth and 2 ms latency. For each experiment, we measured total communication and wall-clock time. Results from each experiment were averaged over 10 runs and are plotted in Fig. 6.



Fig. 6. Performance comparison of Stack and half-gates [ZRE15]. Each experiment tests both schemes on a circuit that conditionally executes one of n copies of the SHA-256 netlist. The number of copies of SHA-256, i.e. the branching factor, was varied between 1 and 16. The top-left plot shows total communication required to complete the protocol. The remaining plots depict total wall clock time in the WAN and LAN settings on a MacBook Pro and on an Amazon EC2 instance.

- Communication: Stack greatly outperforms half-gates in total communication. Advantage grows with branching factor: at 1 branch, Stack uses the same amount of communication, while at 16 branches Stack enjoys a $10.6 \times$ advantage. We do not achieve a $16 \times$ improvement for two reasons. First, Stack implements a demux/mux which are not stacked. Second, both schemes use the same amount of communication to transfer the circuit inputs.
- WAN wall-clock, MacBook Pro: Stack has a clear advantage. Computation is more than made up for by reduced communication, even on commodity hardware. At 16 branches, Stack outperforms half-gates $> 4 \times$.
- LAN wall-clock, MacBook Pro: In the LAN setting, Stack's computational overhead means that performance is comparable to raw half-gates. A 1Gbps network is very fast, and computation overhead diminishes the importance of reduced communication. We therefore explore how Stack performs on more powerful hardware, focusing on how inherent parallelism in Stack's algorithms impacts performance.
- WAN wall-clock, Amazon EC2: On this highly parallel machine, Stack's advantage is made more prominent. In fact, Stack's total wall-clock time at branching factor 16 is less than 50% higher than that at branching factor 1. At 16 branches, Stack outperforms half-gates by more than $6.4 \times$.
- LAN wall-clock, Amazon EC2: On this more powerful hardware, Stack clearly outperforms half-gates. Still, the improvement is modest. We believe that future work will reduce the asymptotic and/or concrete overhead of the stacking technique and thus further improve overall performance.

Acknowledgement. This work was supported in part by NSF award #1909769 and by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA), via 2019-1902070008. The views and conclusions

contained herein are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of ODNI, IARPA, or the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for governmental purposes notwithstanding any copyright annotation therein. This work was also supported in part by Sandia National Laboratories, a multi-mission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA-0003525.

References

- [AGKS19] Alhassan, M.Y., Günther, D., Kiss, A., Schneider, T.: Efficient and scalable universal circuits. Cryptology ePrint Archive, Report 2019/348 (2019). https://eprint.iacr.org/2019/348
- [BHKR13] Bellare, M., Hoang, V.T., Keelveedhi, S., Rogaway, P.: Efficient garbling from a fixed-key blockcipher. In: 2013 IEEE Symposium on Security and Privacy, pp. 478–492. IEEE Computer Society Press, May 2013
 - [BHR12] Bellare, M., Hoang, V.T., Rogaway, P.: Foundations of garbled circuits. In: Yu, T., Danezis, G., Gligor, V.D. (eds.) ACM CCS 2012, pp. 784–796. ACM Press, October 2012
 - [BMR90] Beaver, D., Micali, S., Rogaway, P.: The round complexity of secure protocols. In: 22nd Symposium on Theory of Computing (1990)
- [CKKZ12] Choi, S.G., Katz, J., Kumaresan, R., Zhou, H.-S.: On the security of the "Free-XOR" technique. In: Cramer, R. (ed.) TCC 2012. LNCS, vol. 7194, pp. 39–53. Springer, Heidelberg (2012). https://doi.org/10.1007/978-3-642-28914-9.3
 - [FKN94] Feige, U., Kilian, J., Naor, M.: A minimal model for secure computation (extended abstract). In: 26th ACM STOC, pp. 554–563. ACM Press, May 1994
 - [FNO15] Frederiksen, T.K., Nielsen, J.B., Orlandi, C.: Privacy-free garbled circuits with applications to efficient zero-knowledge. In: Oswald, E., Fischlin, M. (eds.) EUROCRYPT 2015, Part II. LNCS, vol. 9057, pp. 191–219. Springer, Heidelberg (2015). https://doi.org/10.1007/978-3-662-46803-6_7
 - [GKS17] Günther, D., Kiss, Á., Schneider, T.: More efficient universal circuit constructions. In: Takagi, T., Peyrin, T. (eds.) ASIACRYPT 2017, Part II. LNCS, vol. 10625, pp. 443–470. Springer, Cham (2017). https://doi.org/ 10.1007/978-3-319-70697-9_16
- [GLNP18] Gueron, S., Lindell, Y., Nof, A., Pinkas, B.: Fast garbling of circuits under standard assumptions. J. Cryptol. 31(3), 798–844 (2018)
 - [HK20] Heath, D., Kolesnikov, V.: Stacked garbling for disjunctive zero-knowledge proofs. In: Canteaut, A., Ishai, Y. (eds.) EUROCRYPT 2020, Part III. LNCS, vol. 12107, pp. 569–598. Springer, Cham (2020). https://doi.org/ 10.1007/978-3-030-45727-3_19
- [IKNP03] Ishai, Y., Kilian, J., Nissim, K., Petrank, E.: Extending oblivious transfers efficiently. In: Boneh, D. (ed.) CRYPTO 2003. LNCS, vol. 2729, pp. 145–161. Springer, Heidelberg (2003). https://doi.org/10.1007/978-3-540-45146-4_9

- [JKO13] Jawurek, M., Kerschbaum, F., Orlandi, C.: Zero-knowledge using garbled circuits: how to prove non-algebraic statements efficiently. In: Sadeghi, A.-R., Gligor, V.D., Yung, M. (eds.) ACM CCS 2013, pp. 955–966. ACM Press, November 2013
- [KKW17] Kennedy, W.S., Kolesnikov, V., Wilfong, G.: Overlaying conditional circuit clauses for secure computation. In: Takagi, T., Peyrin, T. (eds.) ASI-ACRYPT 2017, Part II. LNCS, vol. 10625, pp. 499–528. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-70697-9_18
- [KMR14] Kolesnikov, V., Mohassel, P., Rosulek, M.: FleXOR: flexible garbling for XOR gates that beats free-XOR. In: Garay, J.A., Gennaro, R. (eds.) CRYPTO 2014, Part II. LNCS, vol. 8617, pp. 440–457. Springer, Heidelberg (2014). https://doi.org/10.1007/978-3-662-44381-1_25
 - [KO04] Katz, J., Ostrovsky, R.: Round-optimal secure two-party computation. In: Franklin, M. (ed.) CRYPTO 2004. LNCS, vol. 3152, pp. 335–354. Springer, Heidelberg (2004). https://doi.org/10.1007/978-3-540-28628-8_21
 - [Kol18] Kolesnikov, V.: Free IF: how to omit inactive branches and implement S-universal garbled circuit (almost) for free. In: Peyrin, T., Galbraith, S. (eds.) ASIACRYPT 2018, Part III. LNCS, vol. 11274, pp. 34–58. Springer, Cham (2018). https://doi.org/10.1007/978-3-030-03332-3_2
 - [KS08] Kolesnikov, V., Schneider, T.: Improved garbled circuit: free XOR gates and applications. In: Aceto, L., Damgård, I., Goldberg, L.A., Halldórsson, M.M., Ingólfsdóttir, A., Walukiewicz, I. (eds.) ICALP 2008, Part II. LNCS, vol. 5126, pp. 486–498. Springer, Heidelberg (2008). https://doi.org/10. 1007/978-3-540-70583-3_40
 - [KS16] Kiss, Á., Schneider, T.: Valiant's universal circuit is practical. In: Fischlin, M., Coron, J.-S. (eds.) EUROCRYPT 2016, Part I. LNCS, vol. 9665, pp. 699–728. Springer, Heidelberg (2016). https://doi.org/10.1007/978-3-662-49890-3_27
- [LMS16] Lipmaa, H., Mohassel, P., Sadeghian, S.: Valiant's universal circuit: improvements, implementation, and applications. Cryptology ePrint Archive, Report 2016/017 (2016). http://eprint.iacr.org/2016/017
- [NPS99] Naor, M., Pinkas, B., Sumner, R.: Privacy preserving auctions and mechanism design. In: Proceedings of the 1st ACM Conference on Electronic Commerce, pp. 129–139. ACM (1999)
- [PSSW09] Pinkas, B., Schneider, T., Smart, N.P., Williams, S.C.: Secure two-party computation is practical. In: Matsui, M. (ed.) ASIACRYPT 2009. LNCS, vol. 5912, pp. 250–267. Springer, Heidelberg (2009). https://doi.org/10. 1007/978-3-642-10366-7_15
 - [Val76] Valiant, L.G.: Universal circuits (preliminary report). In: STOC, pp. 196– 203. ACM Press, New York (1976)
 - [ZRE15] Zahur, S., Rosulek, M., Evans, D.: Two halves make a whole. In: Oswald, E., Fischlin, M. (eds.) EUROCRYPT 2015, Part II. LNCS, vol. 9057, pp. 220–250. Springer, Heidelberg (2015). https://doi.org/10.1007/978-3-662-46803-6_8
- [ZYZL18] Zhao, S., Yu, Y., Zhang, J., Liu, H.: Valiant's universal circuits revisited: an overall improvement and a lower bound. Cryptology ePrint Archive, Report 2018/943 (2018). https://eprint.iacr.org/2018/943