Abstract
Integrating highly complex signal-processing systems in an application-specific way is becoming an economic necessity for system industry today. In recent -’ears, research in high-level or architectural synthesis has therefore attempted to bridge the existing gap between systems and (custom) architectures. This effort has been complementary to the work on physical integration, which bridges the gap from detailed architecture to final implementation in, for instance, a custom ASIC, a sea-of-gates or a PLD realisation. The ability to handle real-life design problems is however still one of the most important challenges for researchers in these fields.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
F. Catthoor, H. De Man, “Application-specific architectural methodologies for high-throughput digital signal and image processing”, IEEE Trans. on Acoustics, Speech and Signal Processing, Vol.37, No.2, pp.176–192, Feb. 1990.
F. Catthoor, “The effect of the hardware-sharing factor on the selection of an architectural style for real-time signal processing”, Invited paper for Annales des Telecommunications, Special Issue on VLSI for signal and image processing, 1991.
A. Delaruelle, O. McArdle, J. Van Meerbergen, C. Niessen, “Synthesis of delay functions in DSP compilers”, Proc. European Design Autom. Conf., Glasgow, Scotland, pp.68–72, April 1990.
H. De Man, J. Rabaey, J. Vanhoof, G. Goossens, P. Six, L. Claesen, “CATHEDRAL II — a computer-aided synthesis system for digital signal processing VLSI systems”, IEE Computer-Aided Engineering Journal, pp. 55–66, April 1988.
H. De Man, F. Catthoor, G. Goossens, J. Van Meerbergen, J. Rabaey, J. Huisken, “Architecture-driven synthesis techniques for mapping digital signal processing algorithms into silicon”, special issue on comp.-aided design of Proc. of the IEEE, Vol.78, No.2, pp.319–335, Feb. 1990.
F. Depuydt, G. Goossens, J. Van Meerbergen, F. Catthoor, H. De Man, “Scheduling of large signal flow graphs based on metric graph clustering”, Proc. IFIP Working Conference on Logic and Architecture Synthesis, Paris, France, May 1990
D. Grant, P. Denyer, I. Finlay, “Synthesis of address generators”, Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, pp.116–119, Nov. 1989.
G. Goossens, J. Rabaey, J. Vandewalle, H. De Man, “An efficient microcode compiler for application-specific DSP processors”, IEEE Trans. on Comp.-aided Design, Vol.9, No.9, pp.925–937, Sep. 1990.
B. S. Haroun, M. I. Elmasry, “Architectural Synthesis for DSP Silicon Compilers”, IEEE Trans. on Computer-aided Design, Vol.CAD-8, No.4, pp.431–447, April 1989.
P. N. Hilfinger, J. Rabaey, D. Genin, C. Scheers, H. De Man, “DSP specification using the Silage language”, Proc. Int. Conf. on Acoustics, Speech and Signal Processing, Albuquerque, NM, April 1990.
R. Jain, A. Parker, N. Park, “Module selection for pipelined synthesis”, Proc. 25th ACM/IEEE Design Automation Conf., San Francisco CA, pp.542–547, June 1988.
J. Jess, R.v.d. Born, L. Stok, “Synthesis of concurrent hardware structures”, Proc. IEEE Int. Symp. on Circuits and Systems, Helsinki, Finland, pp.2757–2760, June 1988.
H. Kramer, W. Rosenstiel, “Synthesis of multi-processor architectures from behavioral descriptions” 4th Int. Workshop on High-level Synthesis, Kennebunkport ME, Oct. 1989.
D. Lanneer, F. Catthoor, G. Goossens, M. Pauwels, J. Van Meerbergen, H. De Man, “Open-ended system for high-level synthesis of flexible signal processors” Proc. European Design Autom. Conf., Glasgow, Scotland, pp.272–276, Apr. 1990.
D. Lanneer, G. Goossens, F. Catthoor, M. Pauwels, J. Van Meerbergen, H. De Man, “An object-oriented framework supporting the full high-level synthesis trajectory”, accepted for 10th Intnl. Symp. Comp. Hardin. Descr. Lang. (CHDL91), Marseille, France, April 1991.
E. Lee, “Recurrences, Iteration, and Conditionals in Statically Scheduled Block Diagram Languages”, VLSI Signal Processing, III, (eds. R. Broderson, H. Moscowitz), IEEE Press, New York, 1989.
M. C. McFarland, A. C. Parker, R. Camposano, “The high-level synthesis of digital systems”, special issue on comp.-aided design of Proc. of the IEEE, Vol.78, No.2, pp.301–318, Feb. 1990.
S. Note, F. Catthoor, H. De Man, “Definition and assignment of complex data-paths suited for high throughput applications”, Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, pp.108–111, Nov. 1989.
S. Note, F. Catthoor, G. Goossens, H. De Man, “Combined hardware selection and pipelining in high-performance data-path design”, Proc. Int. Conf. on Comp. Design, Rye Town Hill NY, Oct. 1990.
B. M. Pangrle, “Splicer: a heuristic approach to connectivity binding”, Proc. 25th ACM/IEEE Design Automation Conf., San Francisco CA, pp.536–541, June 1988.
M. Pauwels, F. Catthoor, D. Lanneer, H. De Man, “Type-handling in bit-true silicon compilation for DSP”, Proc. Europ. Conf. on Circ. Theory and Design, ECCTD, Brighton, U.K., pp. 166–170, Sep. 1989.
M. Pauwels, F. Catthoor, K. Schoofs, M. Masschelein, H. De Man, “A Dynamic Range Compressor Architecture for Audio, used as a test-vehicle for type-handling in the CATHEDRAL-2nd Synthesis Environment.”, Proc. 5th Eur. Signal Proc. Conf., EUSIPCO-90, Barcelona, Spain, September 1990.
K. Parhi, “Algorithmic transformation techniques for concurrent processors”, Proc. of the IEEE, Vol.77, No.12, Dec. 1989.
C. S. Shung, “Lagerlll: a framework for algorithm-specific IC design”, IEEE solid-state circuits and technology committee fall workshop on application specific IC’s for DSP, Napa Valley CA, Sep 2–4, 1987.
E. F. Stikvoort, “Digital Dynamic Range Compressor for Audio”, J.Audio Eng. Soc., Vol.34, No.1/2, Jan./Feb. 1986.
C-J. Tseng, D. Siewiorek, “Automated synthesis of data paths in digital systems”, IEEE Trans. on Computer-aided Design, Vol.CAD-5, No.3, pp.379–395, July 1986.
I. Verbauwhede, F. Catthoor, J. Vandewalle, H. De Man, “High-level memory management for real-time signal processing of algebraic algorithms on application-specific micro-coded processors”, Intnl. Workshop on Algorithms and Parallel VLSI Architectures, Pont-a-Mousson, France, June 1990 (proceedings to be published by Elsevier, Amsterdam, 1991).
R. Walker, D. Thomas, “Behavioral transformation for algorithmic level IC design”, IEEE Trans. on Comp.-aided Design, Vol.8, No.10, pp.1115–1128, Oct. 1989.
J. Zegers, P. Six, J. Rabaey, H. De Man, “CGE: automatic generation of controllers in the CATHEDRAL-II silicon compiler”, Proc. European Design Autom. Conf., Glasgow, Scotland, pp.617–621, April 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Lanneer, D. et al. (1991). Architectural synthesis for medium and high throughput signal processing with the new Cathedral environment. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_2
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3966-7_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6771-0
Online ISBN: 978-1-4615-3966-7
eBook Packages: Springer Book Archive