Abstract
Starting with a behavioral description of a digital system along with a set of time and/or resource constraints, the goal of a silicon compiler[1][2] is to produce a structure or even a layout of the system. Over the past few years, we have been developing such a CAD system called THEDA (Tsing Hua Electronic Design Automation) (Fig. 1). THEDA consists of a set of tools for synthesizing special-purpose multi-processor systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Daniel D. Gajski(editor), Silicon Compilation,Addison-Wesley, New York, 1988.
M. C. McFarland, A. C. Parker and R. Camposano “Tutorial on High-Level Synthesis,” Proceedings of the 25th Design Automation Conference, pp. 330–336, June 1988.
Y. C, Hsieh, C. Y. Hwang, Y. L. Lin and Y. C. Hsu, “LIB: A CMOS Cell Compiler” (to appear in IEEE Transactions on CAD).
J. H. Lee, Y. C. Hsu and Y. L. Lin, “A New Integer Linear Programming Formulation for the Scheduling Problem in Data Path Synthesis,” Proceedings of the ICCAD-89, pp. 20–23, Nov. 1989.
C. T. Hwang, J. H. Lee and Y. C. Hsu, “A Formal Approach to the Scheduling Problem in High Level Synthesis,” (to appear in IEEE Transactions on CAD).
C. T. Hwang, Y. C. Hsu and Y. L. Lin, “Optimum and Heuristic Data Path Scheduling under Resource Constraints,” Proceedings of the 27th Design Automation Conference,pp. 65–70, June 1990.
C. T. Hwang, Y. C. Hsu and Y. L. Lin, “Scheduling for functional pipelining and loop folding,” submitted for publication.
T. Y. Liu and Y. L. Lin, “Data Path Allocation by Branch and Bound,” (to appear in Integration).
F. S. Tsai and Y. C. Hsu, “Data Path Construction and Refinement,” Proceedings of the ICCAD-90, pp. 308–311, Nov. 1990.
S. Y. Kung, H. J. Whitehouse and T. Kailath, “VLSI and Modern Signal Processing,” Prentice Hall, pp. 258–264, 1985.
Z. K. Hsu and Y. C. Hsu, “Time-Constrained Scheduling with Function Unit Selection”, in preparation.
J. A. Fisher “Trace Scheduling: A Technique for Global Microcode Compaction,”IEEE Transactions on Computers, pp. 478–490, July, 1981.
S. Davidson et. al., “Some Experiments in Local Microcode Compaction for Horizontal Machines,” IEEE Transactions on Computers, pp. 460–477, July 1981.
N. Park and A. C. Parker, “Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,” IEEE Transactions on Computer Aided Design, pp. 356–370, Mar. 1988.
G. Goossens, J. Rabaey, J. Vandewalle and H. De Man, “An Efficient Microcode Compiler for Application Specific DSP Processors,” IEEE Transactions on Computer Aided Design, pp. 925–937, Sep. 1990.
P. G. Paulin and J. P. Knight, “Force-Directed Scheduling in Automatic Data Path Synthesis”, Proceedings of the 24th Design Automation Conference,pp. 195–202, June 1987.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Hsu, YC., Lin, YL. (1991). High Level Synthesis in the THEDA System. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_12
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3966-7_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6771-0
Online ISBN: 978-1-4615-3966-7
eBook Packages: Springer Book Archive