Abstract
A complex design modeled in Verilog may have several levels of hierarchy, where one module contains instances of other modules. Even small designs are often represented as a top-level module that connects together several lower level modules. One example might be building a larger 64-bit adder from several smaller 8-bit adders.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer Science+Business Media New York
About this chapter
Cite this chapter
Sutherland, S. (2002). Generate blocks. In: Verilog — 2001. The Springer International Series in Engineering and Computer Science, vol 652. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-1713-9_38
Download citation
DOI: https://doi.org/10.1007/978-1-4615-1713-9_38
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5691-2
Online ISBN: 978-1-4615-1713-9
eBook Packages: Springer Book Archive