Editorial

Vishwani D. Agrawal¹

Received: 12 March 2017 / Accepted: 12 March 2017 / Published online: 21 March 2017
© Springer Science+Business Media New York 2017

This issue contains nine articles, including three letters. The topics discussed are analog circuit fault diagnosis, power constrained testing, SoC test scheduling, NoC interconnect testing, reliability and fault tolerance, and contactless testing.

The first paper employs sensitivity analysis and nonlinear programming to facilitate diagnosis of faults in analog circuits. Authors are Tadeusiewicz and Hałgas from Łódź University of Technology, Łódź, Poland.

The next two papers focus on power consumption during test. In the first of these, the authors reorganize the scan structure and clocks and then devise a test compression algorithm to reduce both average and peak power while parallelizing the testing process. Contributors are Deng, Guo and Li from National University of Defense Technology, Changsha, China. The second paper discusses scheduling of tests for cores on a system-on-chip (SoC) under given power constraints. The authors, Sheshadri of Intel Corporation, Hillsboro, Oregon, USA, and V. Agrawal and P. Agrawal from Auburn University, Auburn, Alabama, USA, explore the idea of optimally selecting voltage and clock frequency for each group of concurrently run core tests in order to minimize the time for testing the entire SoC without exceeding the power budget.

The fourth paper presents a methodology for estimating the failure probability and mean time between failures (MTBF) for memories that use multi-bit error correction. The contributor of this work is Jahanirad from University of Kurdistan, Sanandaj, Iran.

Fifth and sixth papers address network-on-chip (NoC) testing. First, Aghaei and Reshadi of Islamic Azad University, Tehran, Iran and Khademzadeh and Badie from Iran Telecommunication Research Center, Tehran, Iran survey the NoC interconnect test techniques, classifying them into online and offline categories. Then, Bhowmik, Deka and Biswas from Indian Institute of Technology Guwahati, Assam, India provide tests to diagnose shorts among wires of interconnect channels. Authors claim that the application time of their tests remains constant irrespective of the NoC size.

Three *JETTA* Letters complete this issue. Contributors of the first letter are Mo, Chen, Wang and Yu from Zhejiang University, Hangzhou, China. They discuss reliability issues arising from strong environmental radiation in vertical diffused metal oxide semiconductor (VDMOS) devices used in power electronics.

In the second letter, Liu, Yu, Fan, Cao and Sui from Zhejiang University, Hangzhou, China design a K-band voltage controlled oscillator (VCO) in 0.13 μm CMOS technology and conduct contactless measurements of frequency and quality factor.

Seixas and Finco from Center for Information Technology Renato Archer (CTI), Campinas, São Paulo, Brazil and Gimenez of FEI University Center, São Bernardo do Campo, São Paulo, Brazil are the contributors of the third letter. They propose an automatic test equipment (ATE) architecture for remote characterization of electronic devices operating in the presence of ionizing radiation.

✉ Vishwani D. Agrawal
agrawvd@auburn.edu

¹ Auburn University, Auburn, AL 36849, USA