Editorial

Vishwani D. Agrawal¹

Received: 23 March 2015 / Accepted: 23 March 2015 / Published online: 8 April 2015
© Springer Science+Business Media New York 2015

This issue contains six papers and two *Letters*. The topics covered are mixed-signal test, microprocessor reliability, system verification, and soft errors. The first paper is derived from the program of the *Asian Test Symposium (ATS)* of 2013 and the next three papers were first presented at the *IEEE Latin American Test Workshop (LATW)* of 2014. I would like to thank the two Guest Editors Jiun-Lang Huang (ATS) and Leticia M. B. Poehls (LATW).

The first paper is on calibration of analog to digital converters (ADC) and is authored by Lee and Abraham from the University of Texas at Austin in USA. The ADC device under test uses delay line and time to digital conversion. Calibration is done with gray code signals instead of the conventional pseudorandom numbers. Improved calibration accuracy and reduced test time are the main objectives in this work.

The second paper proposes an application-specific reliability metric for microprocessors. The authors discuss a fault injection method to assess the criticality of registers in the register file. The reliability metric is then obtained from the criticality data. The paper is contributed by Restrepo-Calle from Universidad Nacional de Colombia, Bogotá, Colombia, Cuenca-Asensi and Martínez-Álvarez from University of Alicante, Alicante, Spain, and Chielle and Kastensmidt from Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil.

The third and fourth papers address system verification. A combined simulation-based and formal method is presented by Behrend, Grünhage, Ruf, Kropf and Rosenstiel from University of Tübingen, Tübingen, Germany, and Lettnin from

Federal University of Santa Catarina, Florianópolis, SC, Brazil. Their paper proposes an automatic assignment to a subset of parameters to reduce the model checking complexity and thus enhance the scalability of the verification process.

The fourth paper is authored by Bombieri, Fummi, Pravadelli and Stefanni of EDALab, Verona, Italy, Ghasempouri, Guarnieri and Lora from University of Verona, Verona, Italy, and Auditore and Marcigaglia of STMicroelectronics, Verona, Italy. They describe a formal verification procedure of model checking in which register transfer level (RTL) assertions are transformed into checkers integrated with the transaction level model (TLM) of the system.

Next, we have two articles on soft errors. First, Huang, Hsu and Wen from National Chiao Tung University, Hsinchu, Taiwan propose the use of gate sizing and scaling of supply and threshold voltages for hardening of CMOS gates against soft errors. The cost in power and area is shown to be significantly lower than that of the triple modular redundancy (TMR). In the second article of this group, Chen, Ebrahimi and Tahoori from Karlsruhe Institute of Technology, Karlsruhe, Germany model the control path of a microprocessor at the register transfer level (RTL). Formal probabilistic model checking is then used to determine how soft errors in registers on control paths will affect the operation.

The first *JETTA Letter* is contributed by Pereira, Dias and de Souza from Federal University of Paraíba, Paraíba, Brazil. They propose built-in self-test (BIST) reconfigurations on an FPGA for test and diagnosis of interconnects.

In the second *Letter*, Xie, Li, Bi, Zhou and Y. Xie from University of Electronic Science and Technology of China, Chengdu, China and S. Xie from Chengdu Technology University, Chengdu, China identify an entropy parameter that carries the detection information about single and multiple soft errors of an analog circuit.

✉ Vishwani D. Agrawal
vagrawal@eng.auburn.edu

¹ Department of ECE, Auburn University, 200 Broun Hall,
Auburn, AL 36849, USA