Editorial

Vishwani D. Agrawal

Received: 17 November 2014 / Accepted: 17 November 2014 / Published online: 28 November 2014
© Springer Science+Business Media New York 2014

The *JETTA* Editorial Board meeting in Seattle, Washington on October 20, 2014 was attended by (left to right in the photograph) Xiaowei Li, Erik Jan Marinissen, Vishwani Agrawal, Rubin Parekhji, Matteo Sonza Reorda, Hans Manhaeve, Said

Hamdioui, Sybille Hellebrand, Hans-Joachim Wunderlich, John Hayes, Peter Maxwell, Charles Glaser (Springer), Stephen Sunter, Jacob Abraham, Krishnendu Chakrabarty, Martin Margala, Kwang-Ting (Tim) Cheng and Adit Singh.

In 2013, jointly with the Test Technology Technical Council (TTTC) of the IEEE Computer Society, we established the *JETTA-TTTC Best Paper Award*. An award committee appointed by the TTTC each year will select a paper judged as the best among those published in all issues of *JETTA* that year. The authors of the winning paper will receive a certificate at a TTTC-sponsored event along with a cash prize from Springer.

Recipients of the *JETTA-TTTC Best Paper Award* for 2013 are Amitabh Das, Jean Da Rolt, Santosh Ghosh, Stefaan Seys,

Sophie Dupuis, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre and Ingrid Verbauwhe. Their paper, “Secure JTAG Implementation Using Schnorr Protocol,” appeared in *JETTA*, Volume 29, Number 2, pages 193–209, April 2013. The award committee, appointed by the TTTC Chair, Michael Nicolaidis, consisted of Matteo Sonza Reorda (Chair), Vishwani Agrawal, Salvador Mir, Adit Singh and Xiaoqing Wen. The award was presented by Yervant Zorian, President of TTTC Board, at the International Test Conference in Seattle on October 23, 2014. Amitabh Das received it on behalf of his coauthors. Pictures of the winners appear in the announcement that follows this editorial.

This issue of *JETTA* contains 11 papers. The topics covered are flash memory testing, measurement and calibration, logic

V. D. Agrawal (✉)
Auburn University, Auburn, AL 36849, USA
e-mail: vagrawal@eng.auburn.edu

BIST, fault tolerance and reliability, security, single event upset, and transition fault diagnosis. The first, second, fourth, fifth and seventh papers are derived from the *Twenty-Second Asian Test Symposium* (ATS), 2013, and the third paper is from the *Twenty-Third IEEE North Atlantic Test Workshop* (NATW), 2014. We thank guest editors Jiun-Lang Huang (ATS) and Tian Xia (NATW) for coordinating the peer reviews of those papers.

The first paper is on NAND flash memories. Authors, Hou and Li from National Central University, Taiwan, present *march* algorithms to test various types of disturbance faults. Such faults are specific to the type and organization of the memory and hence their testing requires a proper selection of tests.

The next two papers focus on measurement and calibration techniques. The first of these provides a calibration method for a time-to-digital converter (TDC). Besides reducing the time of calibration, the overhead of the built-in measurement circuit is a design criterion. Contributors are Katoh from Tsuruoka National College of Technology, Yamagata, Japan, and Y. Kobayashi, Chujiyo, Wang, E. Li, C. Li and H. Kobayashi from Gunma University, Japan. The second paper discusses a method for characterization of an ISM band (402–405 MHz) pressure sensor for which some parameters of interest are characteristic impedance, resonance frequency and Q-factor. This research is contributed by Peng, Rahman, T. Wang and G. Wang from University of South Carolina, Columbia, South Carolina, USA, and Liu and Wen from Virginia Commonwealth University, Richmond, Virginia, USA.

The fourth paper gives a novel method of reseeding the linear feedback shift register (LFSR) of a built-in test generator. Reseeding enhances fault coverage but requires memory to save the seed states. Here, the authors, Lien and Lee from National Cheng Kung University, Tainan, Taiwan, Hsieh from National Sun Yat-sen University, Kaohsiung, Taiwan, and Chakrabarty from Duke University, Durham, North Carolina, USA, give an ingenious method of dynamically generating seeds using selected signal values from within the circuit under test.

Appearing next there are two papers on fault tolerance and reliability. In the first paper, Hsieh, Peng and Li from National Sun Yat-sen University, Kaohsiung, Taiwan, examine noise reduction methods for video images and propose that while commonly known image quality criteria such as resolution, brightness, contrast and frequency may be necessary, human factors cannot be ignored. In the second paper, Khan, Islam and Khera from Jamia Millia Islamia, New Delhi, India, and Agarwala from Indian Institute of Technology, Delhi, India, discuss web-based online procedures for data collection and reliability assessment of electronic power converters.

Security is the topic of the seventh and eighth papers. To add security to scan test hardware, Baranowski, Kochte and Wunderlich from University of Stuttgart, Stuttgart, Germany, propose the use of a sequence filter that will allow only a precomputed set of scan-in sequences. In the other paper, Guo and Karri from New York University, Brooklyn, New York, USA, present concurrent error detection (CED) schemes to guard the authenticated encryption (AE) hardware from its own faults.

Next, there are two papers related to the single event upset (SEU) phenomenon. The paper by Gosheblagh and Mohammadi from Iran University of Science and Technology (IUST), Narmak, Tehran, Iran provides an enhanced method to assess the vulnerability of an SRAM based FPGA to single event upsets. Then, a paper by Wang, Li, Chen and Liu from University of Saskatchewan, Saskatoon, Saskatchewan, Canada, Baeg from Hanyang University, Seoul, South Korea, Wen, Wong and Fung from Cisco Systems, San Jose, California, USA, and Bi from Chinese Academy of Sciences, Beijing, China, discusses radiation hardening of dynamic logic.

The eleventh and the last paper of this issue provides diagnostic test generation algorithms for transition delay faults using the tools that are currently available in the industry. It is contributed by Y. Zhang from Broadcom, San Diego, California, USA, and B. Zhang and Agrawal from Auburn University, Auburn, Alabama, USA.