Editorial

Vishwani D. Agrawal

Received: 10 November 2013 / Accepted: 10 November 2013 / Published online: 19 November 2013
© Springer Science+Business Media New York 2013

The *JETTA* Editorial Board meeting in Anaheim, California on September 11, 2013 was attended by (*left to right in the photograph, standing*) Xiaowei Li, Magdy Abadir, Michel Renovell, Mohammad Tehranipoor, Jacob Abraham, Krishnendu Chakrabarty, Shawn Blanton, Yervant Zorian, Peter Maxwell,

Haralampos Stratigopoulos, Stephen Sunter, Adit Singh, Sybille Hellebrand, Alex Orailoglu, Hans Manhaeve (Guest Editor), Hans-Joachim Wunderlich, Erik Jan Marinissen, Charles Glaser (Springer), and (*sitting*) Vishwani Agrawal. I will summarize the proceedings of the meeting in the next issue.

This issue of *JETTA* contains eleven papers and one *Letter*. The topics covered are technology dependent fault modeling, reversible logic testing, single-event upset and fault tolerance, system test and diagnosis, test compression, and mixed-signal test. The third, fourth and fifth papers are derived from the *Seventeenth IEEE European Test Symposium (ETS)*, 2012, seventh paper is from the *Thirteenth IEEE Latin-American Test Workshop (LATW)*, 2012, and the eleventh paper is from the *Twenty-Second IEEE North Atlantic Test Workshop (NATW)*, 2013.

The first paper discusses models for faults in laterally diffused metal oxide semiconductor (LDMOS) transistor. A potential application of these devices is in high voltage electronics that may facilitate the future integration of power management circuits on system chips. Authors are S. Kannan, K. Kannan and Kim from University of Alabama, Tuscaloosa, Alabama, USA and Taenzler, Antley, Moushegian, Butler and Mirizzi of Texas Instruments Inc., Dallas, Texas, USA.

The second paper is on testability of reversible logic. Reversible logic is closely related to quantum computing. It is believed and has been shown at least theoretically that such devices are capable of computing with almost no energy dissipation. With that motivation, we may not have to wait too long before they become practical. Authors of this paper

V. D. Agrawal (✉)
Auburn University, Auburn, AL 36849, USA
e-mail: vagrawal@eng.auburn.edu

are Nayeem and Rice from University of Lethbridge, Lethbridge, Alberta, Canada.

Appearing next there are four papers on fault tolerance against single event upset and other failure mechanisms. The first of these gives a design for self-healing systems using SRAM-based FPGAs, which can recover from single and multiple faults of both transient and permanent types. The authors are Bolchini and Miele from Politecnico di Milano, Milano, Italy and Sandionigi from the CEA-LIST Embedded Computing Laboratory in France. The second paper provides flip-flops that are capable of detecting late arrivals of signals. These are used to detect transient errors either due to faults or in pipelines made to operate faster than the critical path would allow. Authors are Valadimas, Arapoyanni and Xarchakos from University of Athens, Athens, Greece and Tsiatouhas from University of Ioannina, Ioannina, Greece. The third paper in this group, by Vavousis, Apostolakis and Psarakis from University of Piraeus, Greece, gives an FPGA implementation of a processor that recovers from errors through runtime reconfiguration. Precompiled reconfigurations use resources that partially differ from each other. The fourth paper discusses software based selective hardening against transient errors in a processor by recomputing using different registers in the register file. The paper is authored by Restrepo-Calle, Martinez- Álvarez, Cuenca-Asensi and Jimeno-Morenilla from University of Alicante, Alicante, Spain.

System diagnosis is the topic of a paper by Koppe, Duarte Jr. and Bona from Federal University of Paraná (UFPR) in Brazil. Testing is made efficient by dynamically avoiding retest of nodes on which adequate diagnosis data has been obtained. Interestingly, the number of required tests reduces as the number of faults in the system increases.

The eighth paper is on test compression and is authored by Wu, H.-Z. Liu and P.-X. Liu from National University of Defense Technology, Changsha, China. Their block merging and eight coding technique consistently produces similar compression ratio as other available techniques while reducing the test application time, though at a cost of somewhat increased decompressor overhead.

Next, there are three papers on mixed-signal test. The paper by Xia, Farooq, Hussin and Malik from Universiti Teknologi Petronas in Malaysia and Bell from University of Hull in the United Kingdom discusses high level fault modeling. Both linear and nonlinear systems are considered. The second paper describes the application of a time to digital converter in testing high speed digital interface. The authors are Uemori, Ishii, Kobayashi, Hirabayashi, Arakawa, Doi, Matsuura, Yamaguchi and Takai from Gunma University in Japan, Kobayashi, Yano and Gake from Semiconductor Technology Academic Research Center (STARC), Yokohama, Japan, and Niitsu from Nagoya University in Japan. The third paper, authored by Xia and Shetty from University of Vermont, Burlington, Vermont, USA and Platt and Slamani from IBM Corporation, Essex Junction, Vermont, USA, describes the use of the orthogonal frequency-division multiplexing (OFDM) for generating test signals to test analog circuits.

Appearing at the end is a *letter* by Dolev from Ben-Gurion University, Beer-Sheva, Israel, Frenkel from Institute of Information Problems, Russian Academy of Sciences, Moscow, Russia, Tamir from Texas State University, San Marcos, Texas, USA, and Sinelnikov from Holon Institute of Technology, Holon, Israel. They discuss fault tolerance by maintaining data redundancy up to or above the given error rate.