Abstract
With a rapid growth in semiconductor industry, complex applications are being implemented using small-sized chips, with the aid of complementary metal oxide semiconductors (CMOS). With the introduction of new integrated circuit (IC) technology, the speed of the circuits has been increased by around 30%. But it was observed that for every two years, the power dissipation of a circuit doubles. The main reason for this power dissipation is leakage currents in the circuit. To reduce these leakage currents, we can reduce the width of the device. In addition to this, we can use lector techniques that use leakage control transistors (LCTs) and high threshold leakage control transistors (HTLCTs). In this paper, we present a circuit technique that uses 130 nm CMOS VLSI circuits that use two extra transistors to mitigate the leakage currents. The estimation of power and delay will be discussed using LCTs and HTLCTs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Verma, P., Sharma, A.K., Pandey, V.S., Noor, A., Tanwar, A.: Estimation in leakage power and delay in CMOS circuits using parametric variation. Recent Trends Eng. Mater. Sci., 760–763 (2016)
Nandyala, V.R., Mahapatra, K.K.: A circuit technique for leakage power reduction in CMOS VLSI circuits. In: International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), 2016
Prasad, K.V.V.K., Kattula, S.: VLSI design a comprehensive coverage of VLSI implementation technologies, electronic design automation tools and FPGA design black book. 2014 Edition
Hanchate, N., Ranganathan, N.: LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. VLSI Syst. 12(2), 196–205 (2004)
Gangele, M., Patra, K.P.: Comparative analysis of LECTOR and stack technique to reduce the leakage current in CMOScircuits. Int. J. Res. Eng. Technol. 4 (2015)
Dilip, B., Prasad, P.S., Bhavani, R.S.G.: Leakage power reduction in CMOS circuits using LECTOR technique in nanoscale technology. Int. J. Educ. Soc. Sci. 2 (2012)
Saxena, N., Soni, S.: Leakage current reduction in CMOS circuits using stacking effect. Int. J. Appl. Innov. Eng. Manage. 2 (2013)
Goankar, S.: Design of CMOS inverter using LECTOR technique to reduce the leakage power. IJRTA Special Issue 31, 231–233 (2015, September)
Mano, M.M., Ciletti, M.D.: Digital Design, 4th edn, pp. 486–523 (2008)
Jain, R.P.: Modern Digital Electronics, chapter 4, 4th edn (2010)
Kumar, A.A.: Switching Theory and Logic Design, chapter 4, 4th edn (2008)
Kumar, A.A.: Pulse and Digital Circuits, chapters 8 and 9, 2nd edn (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Kumar, A.P., Aditya, B.L.V.S.S., Sony, G., Prasanna, C., Satish, A. (2019). Estimation of Power and Delay in CMOS Circuits Using Leakage Control Transistors. In: Pujari, S., Srikiran, S., Subramonian, S. (eds) Recent Advances in Material Sciences . Lecture Notes on Multidisciplinary Industrial Engineering. Springer, Singapore. https://doi.org/10.1007/978-981-13-7643-6_61
Download citation
DOI: https://doi.org/10.1007/978-981-13-7643-6_61
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-7642-9
Online ISBN: 978-981-13-7643-6
eBook Packages: Chemistry and Materials ScienceChemistry and Material Science (R0)