Skip to main content

An OS-level Data Distribution Method in DRAM-PCM Hybrid Memory

  • Conference paper
  • First Online:
Book cover Advanced Computer Architecture (ACA 2016)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 626))

Included in the following conference series:

  • 1023 Accesses

Abstract

Hybrid memory composed of DRAM and PCM has gained substantial research recently. Compared to each other, DRAM has lower read/write latency and higher endurance, and Phase Change Memory (PCM) has higher density and consumes less energy. Hybrid memory has been proposed to exploit the benefits of both these technologies, while at the same time mitigating their disadvantages. The data distribution methods of state of art approaches were managed by either hardware or compiler, which had some shortcomings. The disadvantage of hardware based approaches is that it need large storage, and the required data swapping degrades overall performance, which is not suitable for certain program which has poor locality. While the compiler based technique requires dynamic program analysis, thus increasing run time overhead and also requires programmer’s help, thus making it a cumbersome approach. We present an OS-level Data Distribution (OSDD) method, in which data sections that have respective read/write features in virtual address space were assigned to different memory medium by memory management module of operating system. Since our approach needs no input from programmer, thus making it transparent. The OSDD based hybrid memory put appropriate data to corresponding memory medium at system level in page granularity and gained better performance and energy saving than former methods, with less overhead. The experiment showed that on average our method get 52 % energy saving at 6 % performance overhead than uniform DRAM memory.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Drem DDR3 technology. http://www.micron.com/products/dram/ddr3-sdram/. Accessed 1 Jul 2015

  2. Pin - a dynamic binary instrumentation tool. https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool. Accessed 1 Jul 2015

  3. The parsec benchmark suite. http://parsec.cs.princeton.edu/index.htm. Accessed 10 Jan 2016

  4. Splash-2 benchmarks suite. http://www.capsl.udel.edu/splash. Accessed 10 Jan 2016

  5. Bathen, L.A., et al.: HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and Non-Volatile Memories. ACM (2012)

    Google Scholar 

  6. Lee, B.C., et al.: Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput. Archit. News 37, 2–13 (2009)

    Article  Google Scholar 

  7. Lee, B.C., et al.: Phase change memory architecture and the quest for scalability. Commun. ACM 53, 99–106 (2010)

    Article  Google Scholar 

  8. Lee, B.C., et al.: phase-change technology and the future of main memory. IEEE Micro 30(1), 143 (2010)

    Article  Google Scholar 

  9. Bienia, C., et al.: PARSEC vs. SPLASH-2: a quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In: 4th International Symposium on Workload Characterization (2008)

    Google Scholar 

  10. Luk, C.K., et al.: Pin: building customized program analysis tools with dynamic instrumentation. ACM SIGPLAN Not. 40, 190–200 (2005)

    Article  Google Scholar 

  11. Bovet, D.P., et al.: Understanding the Linux Kernel. O’Reilly Media, Sebastopol (2005)

    Google Scholar 

  12. Bedeschi, F., et al.: An 8Mb demonstrator for high-density 1.8V Phase-Change Memories. In: Proceedings of IEEE Symp on VLSI Circuits (2004)

    Google Scholar 

  13. Dhiman, G., et al.: PDRAM: a hybrid PRAM and DRAM main memory system. In: Proceedings of 47th ACM Design Automation International Conference (DAC) (2009)

    Google Scholar 

  14. Yoon, H.B., et al.: Row buffer locality-aware data placement in hybrid memories. SAFARI Technical report (2011)

    Google Scholar 

  15. Yoon, H.B., et al.: Row buffer locality aware caching policies for hybrid memories. In: IEEE ICCD (2012)

    Google Scholar 

  16. Hu, J., et al.: Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory. Proc. IEEE Trans. VLSI 21, 1094–1102 (2012)

    Article  Google Scholar 

  17. von Neumann, J.: The general and logical theory of automata. Cerebral mechanisms in behavior (1951)

    Google Scholar 

  18. Meza, J., et al.: Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. Comput. Archit. Lett. 11, 61–64 (2012)

    Article  Google Scholar 

  19. Ramos, L.E., et al.: Page placement in hybrid memory systems. In: ACM ICS (2011)

    Google Scholar 

  20. Qureshi, M.K., et al.: Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput. Archit. News 37, 24–33 (2009)

    Article  Google Scholar 

  21. Qureshi, M.K., et al.: Phase Change Memory: From Devices to Systems. Synthesis Lectures on Computer Architecture (2011)

    Google Scholar 

  22. Mutlu, O., et al.: Memory scaling: a systems architecture perspective. In: Memory Workshop (IMW) (2013)

    Google Scholar 

  23. Zhou, P., et al.: A durable and energy efficient main memory using phase change memory technology. ACM SIGARCH Comput. Archit. News 37, 14–23 (2009)

    Article  Google Scholar 

  24. Bheda, R.A., et al.: Energy efficient phase change memory based main memory for future high performance systems. In: Proceedings of IEEE on International Green Computing Conference and Workshops (2011)

    Google Scholar 

  25. T, L., et al.: Power-aware variable partitioning for DSPS with hybrid PRAM and DRAM main memory. In: Design Automation Conference (DAC) (2011)

    Google Scholar 

Download references

Acknowledgements

This work is supported by the Beijing Municipal Science and Technology Commission of China (Grant No. D151100000815003).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jiwu Shu .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer Science+Business Media Singapore

About this paper

Cite this paper

Zhang, H., Fan, J., Shu, J. (2016). An OS-level Data Distribution Method in DRAM-PCM Hybrid Memory. In: Wu, J., Li, L. (eds) Advanced Computer Architecture. ACA 2016. Communications in Computer and Information Science, vol 626. Springer, Singapore. https://doi.org/10.1007/978-981-10-2209-8_1

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-2209-8_1

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-2208-1

  • Online ISBN: 978-981-10-2209-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics