Zusammenfassung
In diesem Kapitel werden wir einige spezifische Architekturen untersuchen und detaillierte Architekturmessungen ausführen. Bevor wir jedoch beginnen, wollen wir zunächst erörtern, was und warum wir messen könnten, aber auch wie zu messen ist.
Die Betonung von Leistung anstatt Ästhetik ist wohlüberlegt Ohne Berücksichtigung der Leistung ist das Studium der Architektur eine fruchtlose Übung, weil alle Berechnungsprobleme mit einfachen Architekturen gelöst werden können, vorausgesetzt, man hat genügend Zeit. Die Herausforderung besteht im Entwurf von Rechnern, die die verfügbare Technologie am besten anwenden; auf diese Weise können wir sicher sein, daß jede Erhöhung der Verarbeitungsgeschwindigkeit zur Lösung gegenwärtiger Probleme beiträgt oder frühere unpraktikable Probleme leicht bearbeitbar machen wird.
Leonard J. Shustek, Analysis and Performance of Computer Instruction Sets (1978)
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Literaturquellen
Adams, T. and R. Zimmerman [1989]. “An analysis of 8086 instruction set usage in MS DOS programs,” Proc. Third Symposium on Architectural Support for Programming Languages and Systems (April) Boston, 152–161.
Alexander, W. G. and D. B. Wortman [1975]. “Static and dynamic characteristics of XPL programs,” Computer 8: 11 (November) 41–46.
Amdahl, G., G. Blaauw, and F. Brooks [1964]. “Architecture of the IBM System/360,” IBM J. of Research and Development 8: 2 (April) 87–101.
Case, R. and A. Padegs [1978]. “Architecture of the IBM System/370,” Comm. ACM 21: 1 (January) 73–96.
Chow, F., M. Himelstein, E. Killian, and L. Weber[1986]. “Engineering a RISC compiler system,” Proc. COMPCON (March), San Francisco, 132–137.
Clark, D. and H. Levy [1982]. “Measurement and analysis of instruction set use in the VAX-11/780,” Proc. Ninth Symposium on Computer Architecture (April), Austin, Tex., 9–17.
Crawford, J. and P. Gelsinger [1988]. Programming the 80386, Sybex Books, Alameda, Calif.
Emer, J. S. and D. W. Clark [1984]. “A characterization of processor performance in the VAX-11/780,” Proc. 11th Symposium on Computer Architecture (June), Ann Arbor, Mich., 301–310.
Garner, R., A. Agarwal, F. Briggs, E. Brown, D. Hough, B. Joy, S. Kleiman, S. Munchnik, M. Namjoo, D. Patterson, J. Pendleton, and R. Tuck [1988]. “Scalable processor architecture (SPARC),” COMPCON, IEEE (March), San Francisco, 278–283.
Hennessy, J. [1984]. “VLSI processor architecture,” IEEE Trans. on Computers C-33: 11 (December) 1221 – 1246.
Hennessy, J. [1985]. “VLSI RISC processors,” VLSI Systems Design VI: 10 (October) 22–32.
Hennessy, J., N. Jouppi, F. Baskett, and J. Gill [1981]. “MIPS: A VLSI processor architecture,” Proc. CMU Conf. on VLSI Systems and Computations (October), Computer Science Press, Rockville, Md. Kane, G. [1986]. MIPS R2000 RISC Architecture, Prentice Hall, Englewood Cliffs, N.J.
Lee, R. [1989]. “Precision architecture,” Computer 22: 1 (January) 78–91.
Levy, H. and R. Eckhouse [1989]. Computer Programming and Architecture: The VAX, Digital Press, Boston.
Morse, S., B. Ravenal, S. Mazor, and W. Pohlman [1980]. “Intel Microprocessors — 8008 to 8086,” Computer 13: 10 (October).
Moussouris, J., L. Crudele, D. Freitas, C. Hansen, E. Hudson, S. Przybylski, T. Riordan, and C. Rowen [1986]. “A CMOS RISC processor with integrated system functions,” Proc. COMPCON, IEEE (March), San Francisco.
Patterson, D. [1985]. “Reduced Instruction Set Computers,” Comm. ACM 28: 1 (January) 8–21.
Patterson, D. A. and D. R. Ditzel [1980]. “The case for the reduced instruction set computer,” Computer Architecture News 8: 6 (October), 25–33.
Radin, G. [1982]. “The 801 minicomputer,” Proc. Symposium Architectural Support for Programming Languages and Operating Systems (March), Palo Alto, Calif. 39–47.
Shustek, L. J. [1978]. “Analysis and performance of computer instruction sets,” Ph.D. Thesis (May), Stanford Univ., Stanford, Calif.
Strecker, W. [1978]. “VAX-11/780: A virtual address extension to the DEC PDP-11 family,” Proc. AFIPS NCC 47, 967–980.
Strecker, W. D. and C. G. Bell [1976]. “Computer structures: What have we learned from the PDP-11?,” Proc. Third Symposium on Computer Architecture.
Taylor, G., P. Hilfinger, J. Larus, D. Patterson, and B. Zorn [1986]. “Evaluation of the Spur Lisp architecture,” Proc. 13th Symposium on Computer Architecture (June), Tokyo.
Ungar, D., R. Blau, P. Foley, D. Samples, and D. Patterson [1984]. “Architecture of Soar: Smalltalk on a RISC,” Proc. 11th Symposium on Computer Architecture (June), Ann Arbor, Mich., 188–197.
Wakerly, J. [1989]. Microcomputer Architecture and Programming, J. Wiley, New York.
Waters, F., Ed. [1986]. IBM RT Personal Computer Technology, IBM, Austin, Tex., SA 23–1057.
Wiecek, C. [1982]. “A case study of the VAX 11 instruction set usage for compiler execution,” Proc. Symposium on Architectural Support for Programming Languages and Operating Systems (March), IEEE/ACM, Palo Alto, Calif., 177–184.
Rights and permissions
Copyright information
© 1994 Springer Fachmedien Wiesbaden
About this chapter
Cite this chapter
Hennessy, J.L., Patterson, D.A. (1994). Befehlssatzbeispiele und Messung der Befehlssatznutzung. In: Rechnerarchitektur. Lehrbuch Informatik. Vieweg+Teubner Verlag, Wiesbaden. https://doi.org/10.1007/978-3-663-13953-9_4
Download citation
DOI: https://doi.org/10.1007/978-3-663-13953-9_4
Publisher Name: Vieweg+Teubner Verlag, Wiesbaden
Print ISBN: 978-3-528-05173-0
Online ISBN: 978-3-663-13953-9
eBook Packages: Springer Book Archive