Skip to main content

Using Multiplexers for Control and Data in D-Fabrix

  • Conference paper
  • First Online:
Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

Abstract

This paper describes the use of dynamically controlled multiplexers in the Elixent D-Fabrix Reconfigurable Algorithm Processor (RAP) for both datapath functions and to implement simple logic functions for control circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Page, I., Luk, W.: Compiling occam into FPGAs, in FPGAs. In: Moore, W., Luk, W. (eds.) Abingdon EE&CS Books, pp. 271–283 (1991)

    Google Scholar 

  2. Marshall et. al., A Reconfigurable Arithmetic Array for Multimedia Applications. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1999), pp. 135-143 (February 1999)

    Google Scholar 

  3. He, J., Rose, J.: Advantages of Heterogeneous Logic Block Architectures. In: CICC 1993, pp7.4.1 – 7.4.5 (1993)

    Google Scholar 

  4. Cong, J., Xu, S.: Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs. In: Proc. of 35th Design Automation Conf., San Francisco, California, pp. 704–707 (June 1998)

    Google Scholar 

  5. Cong, J., Xu, S.: Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources. In: Proc. ACM/IEEE International Conference on Computer Aided Design, San Jose, California, November 1998, pp. 40–45 (1998)

    Google Scholar 

  6. Kaviani, A., Brown, S.: Hybrid FPGA architecture. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1996), pp. 3–9 (February 1996)

    Google Scholar 

  7. Heile, F., Leaver, A.: Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks. In: Proc. of the International Symposium on Field Programmable Gate Arrays (FPGA 1999), pp. 13–16 (February 1999)

    Google Scholar 

  8. Lin, E., Wilton, S.: Macrocell Architectures for Product Term Embedded Memory Arrays. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 48–58. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  9. Actel ACT1 datasheet, at http://www.actel.com/docs/datasheets/db97s01d07.pdf

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Stansfield, T. (2003). Using Multiplexers for Control and Data in D-Fabrix. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_41

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_41

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics