Provably Secure Masking of AES

Johannes Blömer¹, Jorge Guajardo², and Volker Krummel¹

¹ University of Paderborn, D-33095 Paderborn, Germany

{bloemer, krummel}@upb.de

² Infineon Technologies, Secure Mobile Solutions, 81609 Munich, Germany

Jorge.Guajardo@infineon.com

Abstract. A general method to secure cryptographic algorithms against side-channel attacks is the use of randomization techniques and, in particular, masking. Roughly speaking, using random values unknown to an adversary one masks the input to a cryptographic algorithm. As a result, the intermediate results in the algorithm computation are uncorrelated to the input and the adversary cannot obtain any useful information from the side-channel. Unfortunately, previous AES randomization techniques have based their security on heuristics and experiments. Thus, flaws have been found which make AES randomized implementations still vulnerable to side-channel cryptanalysis. In this paper, we provide a formal notion of security for randomized maskings of arbitrary cryptographic algorithms. Furthermore, we present an AES randomization technique that is provably secure against side-channel attacks if the adversary is able to access a single intermediate result. Our randomized masking technique is quite general and it can be applied to arbitrary algorithms using only arithmetic operations over some finite field. To our knowledge this is the first time that a randomization technique for the AES has been proven secure in a formal model.

1 Introduction

The security of the Advanced Encryption Standard (AES) [27] against Simple (SPA), Differential (DPA), Higher Order Differential Power Analysis (HODPA) [14, 15], and Timing (TA) attacks [16] has received considerable attention since the beginning of the AES selection process. Koeune and Quisquater [17] describe timing attacks against careless implementations of AES. [3, 6] discuss DPA attacks on the AES candidates in software based solutions. Örs et al. [21] describe the first (documented) power analysis-based attack on a dedicated AES ASIC implementation and Mangard [18] discusses an SPA attack on the key schedule of the AES.

As a result of these attacks, numerous hardware and algorithmic countermeasures have been proposed. Hardware methodologies were proposed right from the beginning. They include randomized clocks, memory encryption/decryption schemes, (see [5], [10]), power consumption randomization [6], and decorrelating the external power supply from the internal power consumed by the chip.

Moreover, the use of different hardware logic, such as complementary logic [6], sense amplifier based logic (SABL), and asynchronous logic [8, 20] has also been proposed. Some of these methods soon proved to be ineffective while other more successful countermeasures are very costly in terms of development, area and power. For example, the techniques in [6, 23, 24, 8, 20] require about twice as much area and will consume twice as much power as an implementation that is not protected against power attacks. In addition, hardware countermeasure will only protect against known techniques and attacks. They cannot provide security in some precisely defined mathematical sense. Hence, although hardware countermeasures are an important defense against side-channel attacks, they should be complemented by mathematically analyzed algorithmic countermeasures.

In this paper, we concentrate on algorithmic countermeasures against timing and power attacks on AES. In general, algorithmic countermeasures against timing and power attacks are based on randomization techniques. Here the problem is to guarantee that all information that can be gained via side-channels is random and hence useless to the attacker. More precisely, one has to guarantee that intermediate results of the computation look random to an adversary. Furthermore, the randomization must be used in such a way that, at the end of the algorithm, the correct encryption or signature corresponding to the input plaintext is obtained. Randomized algorithmic countermeasures against timing and power attacks include secret-sharing schemes, proposed by Goubin and Patarin [11] and independently by Chari et al. [4] as well as methods based on the idea of masking all data and intermediate results during an encryption operation, originally introduced by Messerges in [19].

The first algorithmic countermeasure against power attacks customized for the AES was the transformed masking method [2] by Akkar and Giraud. This method was further simplified by Trichina et al. [26]. It was noticed in [26, 9] that the multiplicative masking introduced in [2] masked *only* non-zero values, i.e., a zero byte will not get masked because of the multiplicative nature of the mask. This feature renders the method of Akkar and Giraud vulnerable to DPAs. A second masking technique for AES is the random representation method by Golić and Tymen [9]. Similar to Akkar and Giraud, Golić and Tymen do not try to show that their technique randomizes all intermediate results. Instead, the authors argue experimentally that using their methods the Hamming weights of all intermediate results are distributed in roughly the same way, independent of the plaintext and secret key. We conclude that so far customized randomization techniques for AES were based on empirical assumptions about the power of potential adversaries. Then these assumptions were used to define some ad-hoc-model in which to analyze and argue the security of the methods. We believe that this is a potentially dangerous approach. Therefore, in this paper

- *We start with a mathematically precise security notion in which we discuss randomization techniques.* For our security notion we only make some inevitable assumptions: First, we assume that some (small) part of the computation runs in a protected environment. Secondly, we limit the number of intermediate results that an adversary has access to. Note that previous

methods made at least these assumptions. On the other hand, we assume that arbitrary differences in the distribution of an intermediate result that depends on the plaintext or secret key of the cryptosystem can be used to break the system completely. Accordingly, our security notion requires that the distribution of any intermediate result is independent of the secret key being used and independent of the plaintext. This requirement was already briefly sketched by Golić in [10]. In the sequel, we call an algorithm *an order d perfectly masked* algorithm if the joint distribution of any d intermediate results is independent of the secret key and the plaintext. This notion of security strengthens the security notion proposed in [4] which only required distributions of intermediate results to be indistinguishable by an adversary. Since our security notion assumes that even tiny differences in the distribution of intermediate results completely break an implementation of a cryptosystem, this notion is strong and often unrealistic. On the other hand, we will argue that our security notion implies security against most side-channel attacks.

- *Based on this security notion we develop an order 1 perfectly masked algorithm for AES.* Hence this algorithm is secure against any adversary that gets pairs of plain- and cipher-texts and *a single* intermediate result for each of those pairs. The main problem here is to describe a secure algorithm for the inversion operation that is the main ingredient of the AES SubBytes transformation. Our solution is based on a general technique to turn an arbitrary algorithm using arithmetic operations defined over some finite field into a randomized algorithm that securely computes the same function. Our method can be combined with standard d -out-of- d secret sharing schemes to obtain order d perfectly masked algorithms for AES. However, at this point the exact costs of this approach are not clear. We will present these algorithms in a subsequent work.
- *Show that masking countermeasures are inexpensive to implement in hardware.* The countermeasures shown here amount to only a 20% increase in the overall area required for an AES hardware implementation when compared to dual-rail logic type countermeasures. To show this, we provide a detailed cost comparison of the different methods. Because our method is based on the usage of multipliers and adders over any binary field, designers might use this method to implement DPA-safe circuits which utilize previously designed multiplier and adder blocks. Moreover, the method is modular and encourages reusability.

The paper is organized as follows. Sections 2 and 3 introduce and discuss our security notion. In Sect. 5, we show how to compute the SubBytes transformation in the AES in a way that is provably secure in our model. We finish with a discussion of a possible hardware implementation of our method and compare its cost with the costs of other (less secure) countermeasures.

2 Security Notion

In this section we describe our notion of security. To do so, we first need to describe what we consider a successful attack. To simplify the exposition, we assume that we are given some encryption function enc that we want to evaluate in a side-channel resistant manner. The inputs to the function enc are a plaintext x and a secret key k .

Given an algorithm that evaluates the function enc , for each plaintext x and key k , we view the computation of $enc(x, k)$ as a sequence of *intermediate results* $I_1(x, k, r), \dots, I_t(x, k, r) = enc(x, k)$. Each intermediate result may depend on the plaintext x , on the secret key k , and some $r \in \{0, 1\}^*$. The element r is used to randomize the computation and is chosen uniformly at random from $\{0, 1\}^*$. The ciphertext $enc(x, k)$ only depends on x and k and not on r .

We consider an adversary that knows plaintext/ciphertext pairs $(x, enc(x))$. Additionally, we assume that for each pair $(x, enc(x))$ the adversary gets several intermediate results $I_1(x, k, r), \dots, I_d(x, k, r)$. The adversary may get different intermediate results for different plaintext/ciphertext pairs. If the adversary can get at most d intermediate results for each pair $(x, enc(x))$ of plaintext and ciphertext, we call this an *order d adversary*. In any case, the goal of the adversary is to compute parts of the secret key k .

Intuitively, we say that the algorithm computing enc is insecure or that an adversary is successful, if the joint distribution of the intermediate results that an adversary gets depends on the plaintext x and on the secret key k . To formalize this, fix some d -tuple $I_1, \dots, I_d$ of intermediate results. For a pair (x, k) of plaintext and key we denote by $D_{x,k}(R)$ the joint distribution of $I_1, \dots, I_d$ induced by choosing r uniformly at random in $\{0, 1\}^*$.

Definition 1 (perfect masking). *An algorithm that evaluates an encryption function enc is order d perfectly masked if for all d -tuples $I_1, \dots, I_d$ of intermediate results we have that $D_{x,k}(R) = D_{x',k'}(R)$ for all pairs $(x, k), (x', k')$. For $d = 1$ we say that an algorithm is perfectly masked.*

3 Discussion of Security Notion

Our notion of security is very strong. Basically, we assume that an adversary can determine the secret key even from tiny differences in the (joint) distribution of intermediate results. In many realistic cases this may not be true. However, we do not want to base our security model on assumptions about technical abilities or limitations adversaries currently have. Instead we want to provide a precise mathematical notion that captures security against current side-channel attacks as well as future ones. Our notion of security strengthens the security notion in [4]. We require that for any two pairs $(x, k), (x', k')$ of plaintext and key the joint distributions $D_{x,k}(R), D_{x',k'}(R)$ of d intermediate results induced by these pairs must be identical. Chari et al., on the other hand only demand that the distributions $D_{x,k}(R), D_{x',k'}(R)$ must be indistinguishable by an adversary. As Chari et al. argue in their paper, if the joint distributions of d intermediate

results induced by different plaintext/key pairs are indistinguishable for an adversary then power analysis and timing attacks using information about at most d intermediate results cannot be mounted. Clearly, identical distributions are indistinguishable. Hence, an algorithm that is order d perfectly masked is secure against timing and power analysis attacks using information about d intermediate results.

In this paper, we will concentrate on methods to achieve a perfectly masked algorithm to compute AES. From the discussion above it follows that the perfectly masked algorithm for AES that we describe is secure against timing and power analysis attacks using a single intermediate result. As can easily be seen, our algorithm is not secure, if an adversary has access to two or more intermediate results. Notice that most countermeasures proposed so far also assume an adversary with access to a single intermediate result (see [2, 9, 25]).

Notice that without further assumptions even a perfectly masked algorithm is impossible. To see this, note that the secret key k itself can be considered as an intermediate result. This intermediate result clearly does not satisfy the condition stated in Definition 1. Hence, to achieve a perfectly masked algorithm we must assume that some parts of the computation run in a guaranteed secure environment. In other words, some intermediate results cannot be accessed by an adversary. At least implicitly, all previously proposed countermeasures against side-channel attacks have made the same assumption. Clearly, our goal has to be to design perfect maskings that require only few intermediate results to be inaccessible by an adversary. Moreover, we must be able to identify those intermediate results that have to be computed in a secure environment. Note that on modern smartcards, protected by different sensors and encrypted memories, the assumption that at least some computations are done in a secure environment is realistic. Like all other countermeasures, we also assume that we have a true random number generator (TRNG) and that the adversary is not able to manipulate the random bits.

So far we have been talking of intermediate results without specifying what we consider as possible intermediate results that an adversary may get. We consider an algorithm as a sequence of operations that are treated as encapsulated modules. This leads to a classification of intermediate results into different levels down to the bit level:

1. *Text level:* The whole algorithm is treated as a module. This level is the one of classical cryptography. The only information available to the adversary is the plaintext and the ciphertext.
2. *Block level:* Each part or subroutine of the algorithm is treated as a module. In the case of a block cipher such as the AES, each transformation within a round is treated as a module (SubBytes, ShiftRows, MixColumns and AddRoundKey).
3. *Unit level:* Each arithmetic operation is treated as a module. These operations work on the atomic units of information in the cipher. For example, the AES units of information are bytes; no operation acts on bits or nibbles. In hardware terms this level is based on the contents of registers.

4. *Bit level*: Each bit manipulation is treated as a module, for example XOR, shift etc.

Every output of such a module is an *intermediate result*. In this paper we concentrate on intermediate results at the unit level. For AES this seems to be a natural choice. Basically all operations in AES are arithmetic operations on bytes. Therefore timing, power and fault attacks on AES have focused on these operations as well. Moreover it is not hard to see that security on the unit level implies security on the bit level since the distributions of inputs and outputs of arithmetic operations are identical for all inputs of the algorithm.

4 Additive Masking and the AES

In [19], Messerges introduced the idea of masking all intermediate values of an encryption operation as an effective countermeasure against DPA and SPA type attacks. Randomizing the computation of a function f is, thus, achieved as $f(u')$ where $u' = u + r$ and r is a randomly chosen mask. If the function is linear, one can recover the desired value $f(u)$ from $f(u') = f(u) + f(r)$. A similar computation will recover $f(u)$ if the function f is affine. For non-linear functions, the previous equation does not hold true and it is necessary to come up with a series of computations dependent only on r and u' such that we obtain the value of $f(u)$ without leaking any information.

We notice that in the case of the AES [27], the only non-linear function in the algorithm is the AES SubBytes transformation. In particular, most researchers have concentrated their efforts on efficient methods to perform inversion over $\mathbb{F}_{256}$ in a secure manner via masking countermeasures, i.e., computing $u^{-1} + r$ from $u + r$ without compromising the value of u . In this context, three masking methods have been proposed: two of them [2, 9] are based on the idea of combining Boolean and multiplicative masking operations and the third one is based on the idea of masking the individual logic operations required to compute a $\mathbb{F}_{256}$ inverse. A simplification of [2] was introduced in [26] but it has been recently found in [1] that the simplifications lead to further vulnerabilities against DPA. Thus, we do not consider it any further in this work. In the following, we shortly summarize the previously mentioned countermeasures.

The Transform Masking Method (TMM). In [2], Akkar and Goubin introduce the Transform Masking Method (TMM) and algorithms to transform between boolean mask (XOR operation) and multiplicative masking (multiplication in $\mathbb{F}_{256}$) which is compatible with inversion in $\mathbb{F}_{256}$. [2] solves the problem using Algorithm 1, where r_2 is a non-zero random value and all variables and results are 8-bit long. However, as noticed in [26, 9], this countermeasure is susceptible to first-order DPA if $u = 0$ because zero cannot be masked with a multiplicative mask. It is clear that because of the special nature of the zero value, multiplicative masking cannot lead to perfect masking.

Algorithm 1 Transform Masking Method**Input:** $u' = u + r_1, r_2$ **Output:** $u^{-1} + r_1$ 1: $t_1 \leftarrow u' \cdot r_2; t_2 \leftarrow r_1 \cdot r_2$ $\{t_1 = (u + r_1) \cdot r_2\}$ 2: $t_1 \leftarrow t_1 + t_2; t_3 \leftarrow r_2^{-1}$ $\{t_1 = u \cdot r_2\}$ 3: $t_1 \leftarrow t_1^{-1}; t_2 \leftarrow t_3 \cdot r_1$ $\{t_1 = (u \cdot r_2)^{-1}; t_2 = r_1 \cdot r_2^{-1}\}$ 4: $t_1 \leftarrow t_1 + t_2$ $\{t_1 = (u \cdot r_2)^{-1} + (r_1 \cdot r_2^{-1})\}$ 5: $t_1 \leftarrow t_1 \cdot r_2$ $\{t_1 = u^{-1} + r_1\}$

Embedded Multiplicative Masking (EMM). The basic idea in [9] is to embed the field $\mathbb{F}_{256}$ in the ring $\mathcal{R}_k = \mathbb{F}_2[x]/(pq) \cong \mathbb{F}_{256} \times \mathbb{F}_{2^k}$, where q is another irreducible polynomial of degree k that is co-prime to p . The field $\mathbb{F}_{256}$ is now a subring of the ring $\mathcal{R}_k$ with the isomorphism defined by $v \mapsto (v_p, v_q)$, where $v_p \equiv v \bmod p$ and $v_q \equiv v \bmod q$. [9], then, suggests to use a random mapping ρ_k defined by $v \mapsto v + rp \bmod pq$ and modified inversion I' defined as $v^{254} \bmod pq$, where r is a randomly chosen polynomial of degree less than k . In this way, arithmetic operations remain compatible with $\mathbb{F}_{256}$ and the zero value gets mapped to one of 2^k random values. Thus, it is harder to detect the zero value as k becomes larger. From a security point of view, however, the approach in [9] does not yield perfect masking since the sets of representatives of different values are pairwise disjoint. From an implementation point of view, we show in Section 6.2 that this method is too expensive to implement in hardware. This is important since our method can be implemented with less than half the hardware resources and, at the same time, yield perfect masking.

Combinational Logic Design for AES S-Box on Masked Data. To the authors' knowledge, Trichina [25] is the first to consider embedding a masking countermeasure directly in hardware. [25] allows for a modified inversion function which on input $u + r_1$ outputs $u^{-1} + r_2$, where r_1 and r_2 need not be the same. In addition, [25] reduces the masking problem for inversion in $\mathbb{F}_{2^k}$ to the problem of masking a logical AND operation since masking XOR operations is, in principle, trivial. In particular, given masked bits $u' = u + r_1, v' = v + r_2$ and corresponding masks r_1, r_2 , we compute $(u \wedge v) + r_3$, where r_3 is the output mask. According to [25] and setting $r_3 = r_1 + r_2$ this can be accomplished as:

$$(u \wedge v) + r_3 = (u \wedge v) + (r_1 \wedge r_2) = (u' \wedge v') + ((r_1 \wedge v') + (r_2 \wedge u')) \quad (1)$$

where the parenthesis indicate the order in which intermediate results are computed. Equation (1) implies that we can compute the AND operation of two bits u, v without using the actual bits but rather their masked counterparts u', v' and corresponding masks r_1, r_2 . We notice that if $u = v = 0$, the intermediate value $(r_1 \wedge v') + (r_2 \wedge u')$ is always equal to zero for any value of r_1 and r_2 . This implies that (1) does not lead to perfect masking.

5 Perfectly Masking AES Against First-Order Side-Channel Attacks

As mentioned before, in order to obtain a perfectly masked algorithm for AES we concentrate on the problem of computing multiplicative inverses in $\mathbb{F}_{256}$ because

$$INV(x) = \begin{cases} x^{-1}, & \text{if } x \in \mathbb{F}_{256}^\times \\ 0, & \text{if } x = 0 \end{cases}$$

is the main step of the SubBytes-transformation. In this section we present an algorithm that is secure against an adversary that is able to get one intermediate result. However this solution can easily be generalized to higher order attacks by using more randomness.

Let r, r' be independently and uniformly distributed random masks. We start with an additively masked value $u + r$ and would like to calculate $INV(u) + r'$. However a direct application of INV leads to $INV(u + r)$ that is of no use because of the non-linearity of inversion.

5.1 Idea

The basis of our idea is to calculate $INV(x)$ as x^{254} by using the square-and-multiply algorithm or an optimal addition chain. In general the multiplicative inverse of an element over an arbitrary finite field $\mathbb{F}_{p^m}$ can always be calculated by raising it to the $(p^m - 2)$ -th power. This can be efficiently done using only squarings and multiplications. Since our inputs are additively masked values $(u + r)$ we correct the result of every single operation in the square-and-multiply algorithm in order to obtain the desired result. Our invariant is that at the end of each step our result has the form $(u^e + r')$ for some e . Hence, the problem is to correct the intermediate results without revealing any information about u .

5.2 Method

We introduce some variables: We name $r_{j,i}$ the j th random mask used in Step i of our algorithm. All $r_{j,i}$ are independently and uniformly distributed masks. The direct result of an operation (squaring or multiplication) in Step i performed on some masked values is called f_i . Furthermore, we need the auxiliary terms $s_{1,i}$ and $s_{2,i}$ to correct f_i . The variable $t_{1,i}$ is the intermediate result that appears during the correction and t_i is the final result of Step i which complies with our invariant, i.e., it is of the form $u^e + r_{1,i}$ for some e .

The input to our modified inversion algorithm is the masked value $(u + r_{1,0})$. Next, we describe how to perform multiplications and squarings in a perfectly masked manner. The security analysis is shown in Sect. 5.3. We distinguish between squaring and multiplication because the former can be done more efficiently.

Squaring. The squaring operation in Step i is described in Algorithm 2. The input $t_{i-1} = u^e + r_{1,i-1}$ is squared in Step 1. In order to compute the output

that respects our invariant we have to change the mask to $r_{1,i}$. To do so in Steps 2 and 3 we use the auxiliary term $s_{1,i}$ and compute the desired output $t_i = u^{2e} + r_{1,i}$.

Algorithm 2 Perfectly Masked Squaring (PMS)

Input: $x = u^e + r_{1,i-1}$

Output: $u^{2e} + r_{1,i}$

1: $f_i \leftarrow x^2$	$\{f_i = u^{2e} + r_{1,i-1}^2\}$
2: $s_{1,i} \leftarrow r_{1,i-1}^2 + r_{1,i}$	$\{\text{auxiliary term to correct } f_i\}$
3: $t_i \leftarrow f_i + s_{1,i}$	$\{t_i = u^{2e} + r_{1,i}\}$
-

Multiplication. Our perfectly masked multiplication (PMM) method is described in Algorithm 3. The input are two intermediate results: The output of the previous step and a freshly masked value derived by securely changing the masked value from $u + r_{1,0}$ to $u + r_{2,i}$. In Step 1 we calculate the product f_i of two intermediate results. f_i contains the desired power of u as well as some disturbing terms. In Steps 2-5 we compute the auxiliary terms $s_{1,i}$ and $s_{2,i}$. In the end (Steps 6 and 7) we eliminate the disturbing parts of f_i and transform it according to our invariant. This is done by simply adding up the two auxiliary terms $s_{1,i}$, $s_{2,i}$ and f_i .

Algorithm 3 Perfectly Masked Multiplication (PMM)

Input: $x = u^e + r_{1,i-1}$, $x' = u + r_{2,i}$

Output: $u^{e+1} + r_{1,i}$

1: $f_i \leftarrow x \cdot x'$	$\{f_i = u^{e+1} + u^e \cdot r_{2,i} + u \cdot r_{1,i-1} + r_{1,i-1} \cdot r_{2,i}\}$
2: $v_{1,i} \leftarrow x' \cdot r_{1,i-1}$	$\{v_{1,i} = u \cdot r_{1,i-1} + r_{1,i-1} \cdot r_{2,i}\}$
3: $v_{2,i} \leftarrow v_{1,i} + r_{1,i}$	$\{v_{2,i} = u \cdot r_{1,i-1} + r_{1,i-1} \cdot r_{2,i} + r_{1,i}\}$
4: $s_{1,i} \leftarrow v_{2,i} + r_{1,i-1} \cdot r_{2,i}$	$\{s_{1,i} = u \cdot r_{1,i-1} + r_{1,i}\}$
5: $s_{2,i} \leftarrow x \cdot r_{2,i}$	$\{s_{2,i} = u^e \cdot r_{2,i} + r_{1,i-1} \cdot r_{2,i}\}$
6: $t_{1,i} \leftarrow f_i + s_{1,i}$	$\{t_{1,i} = u^{e+1} + u^e \cdot r_{2,i} + r_{1,i-1} \cdot r_{2,i} + r_{1,i}\}$
7: $t_i \leftarrow t_{1,i} + s_{2,i}$	$\{t_i = u^{e+1} + r_{1,i}\}$
-

5.3 Security Analysis

As defined in our security model we have to look at all intermediate results. For Algorithms 2 and 3 we only have to analyze the distributions of the following intermediate results: $f_i, s_{1,i}, s_{2,i}, t_i, t_{1,i}, v_{1,i}, v_{2,i}$ where $1 \leq i \leq 13$. These are the results that depend on u . We can neglect intermediate results such as $r_{1,i}^2$ since they do not depend on u .

Our security analysis is based on the following 2 lemmas that characterize the distributions of intermediate results.

Lemma 1. *Let $u \in \mathbb{F}_{256}$ be arbitrary. Let r be uniformly distributed over $\{0, \dots, 255\}$ independent of u . Then $I(u, r) = u + r = Z$ is uniformly distributed.*

Lemma 2. *Let $u, u' \in \mathbb{F}_{256}$ and $r, r' \in \mathbb{F}_{256}$ be independently and uniformly distributed over $\{0, \dots, 255\}$. Set $I_1 = u + r$ and $I_2 = u' + r'$. Then the product $Z = I_1 \cdot I_2$ is distributed according to*

$$\Pr(Z = i) = \begin{cases} (2^9 - 1)/2^{16}, & \text{if } i = 0 \\ (2^8 - 1)/2^{16}, & \text{if } i \neq 0 \end{cases}$$

The proofs of these lemmas are straightforward and therefore omitted. For our security analysis we also need the following observation.

Remark 1. In any finite field of characteristic 2 squaring is a one-to-one mapping.

Analysis of f_i . We have to look at the intermediate result f_i in the two cases of squaring and multiplication.

- **Squaring:** The calculation is $f_i \leftarrow t_{i-1}^2 = u^{2e} + r_{1,i-1}^2$ for some $2 \leq e \leq 254$. Since $r_{1,i-1}$ is chosen uniformly at random, Remark 1 together with Lemma 1 shows that f_i is uniformly distributed for all u .
- **Multiplication:** $f_i \leftarrow (u^e + r_{1,i-1}) \cdot (u + r_{2,i}) = u^{e+1} + u^e r_{2,i} + u r_{1,i-1} + r_{1,i-1} r_{2,i}$. Here the terms $u^e + r_{1,i-1}$ and $u + r_{2,i}$ are independently (because of the independence of $r_{1,i-1}$ and $r_{2,i}$) and uniformly distributed (Lemma 1). So by Lemma 2, f_i is distributed according to D_0 for all u .

Analysis of $s_{1,i}, s_{2,i}$

- **Squaring:** Here $s_{1,i}$ can be neglected since it does not depend on u .
- **Multiplication:** $s_{1,i}$ is calculated by adding or multiplying independent masks on the term $(u + r_{2,i})$ leading to the term $u r_{1,i-1} + r_{1,i}$. So $s_{1,i}$ is obviously uniformly distributed. $s_{2,i} \leftarrow (u^e + r_{1,i-1}) r_{2,i}$ is the product of two independently uniformly distributed variables each of which is distributed independently of u . So independent of the value of u , the variable $s_{2,i}$ is distributed according to D_0 .

Analysis of $t_{1,i}, t_{2,i}$. All these intermediate results are sums of some part depending on u and an independent additive mask. So all of them are uniformly distributed by Lemma 1.

Hence corresponding intermediate results are always identically distributed independent of the value of u . This implies that the whole computation is perfectly masked. The analysis on the bit level is similar to the analysis on the unit level. Instead of looking at the distributions of bytes one has to look at the distributions of single bits.

5.4 Simplified Version

Previously we assumed that for each step we generate new random masks. In the special case of first order side channel attacks we can reuse random masks because the adversary is allowed to choose only one intermediate result. Thus, we can reduce the number of random masks needed to only three masks (r_1, r_2, r_3) . To achieve this we modify our calculations such that after each step we switch back to our original mask. This can be done by simply adding our original mask and then adding our temporarily used mask. Because of the independence of the masks this has no impact on security.

6 Implementation and Costs

Throughout the paper, we have only considered a theoretical implementation of the inversion algorithm according to the square-and-multiply algorithm. However, our method is compatible with any implementation that combines additions, multiplications, and squarings in a field or ring. More precisely, an arbitrary straight-line program over some finite field using only additions and multiplications can be transformed to an equivalent program that is perfectly masked. In this work, we do not consider software implementations of the presented countermeasures. However, we notice that for constrained environments previous works have based their software implementations of side-channel countermeasures on table look-ups. From a hardware point of view, the most area efficient ASIC hardware implementation is the one described in [22] based on composite fields. We will discuss a possible implementation of our countermeasure based on composite fields and will provide area and delay estimates in the next section.

6.1 Efficient Hardware Implementation Over $GF(((2^2)^2)^2)$

First we describe in some detail how to implement an inverter over $GF(((2^2)^2)^2)$, so that it is clear how we obtained our area and delay estimates. This methodology is nothing new and it is well known in the literature. We assume a composite field representation $GF(((2^2)^2)^2) \cong \mathbb{F}_{256}$ for the inverse transformation using the following irreducible polynomials:

$$\begin{aligned} GF(2^2) & : P(x) = x^2 + x + 1, \quad P(\alpha) = 0 \\ GF((2^2)^2) & : Q(y) = y^2 + y + \alpha, \quad Q(\beta) = 0 \\ GF(((2^2)^2)^2) & : R(z) = z^2 + z + \lambda, \quad \lambda = (\alpha + 1)\beta \end{aligned}$$

We use the PMM and PMS algorithms from Sect. 5 instead of the normal ones to build our inversion circuit and, thus, render it secure against side-channel attacks. Based on [13, 12], [22] notices that for $A \in GF(((2^2)^2)^2)$, A^{-1} can be computed as $A^{-1} = (A^{17})^{-1}A^{16}$, where $A^{17} \in GF((2^2)^2)$. Notice that the Itoh and Tsujii algorithm can be recursively applied to $B = A^{17} \in GF((2^2)^2)$, thus obtaining $B^{-1} = (B^4 \cdot B)^{-1} \cdot (B^4)$ where $B^5 \in GF(2^2)$. In the following, we write $B = B_1\beta + B_0 \in GF((2^2)^2)$ with $B_i \in GF(2^2)$. Then, we can minimize the area requirement of the implementation using the following “tricks”:

- $B^4 \in GF((2^2)^2)$ can be computed as $B^4 \equiv B_1\beta + (B_1 + B_0)$, i.e., only one addition over $GF(2^2)$.
- $B^5 \in GF(2^2)$ can be computed as $B^5 \equiv B_0 \cdot B_1 + B_0^2 + B_1^2 \cdot \alpha$, where $B_1^2 \cdot \alpha$ requires only wires for its implementation (no gates).
- Given $C = c_1\alpha + c_0 \in GF(2^2)$, $C^{-1} \equiv c_1\alpha + (c_1 + c_0)$, i.e., it requires one $GF(2)$ adder.
- Thus, computing $B^{-1} = B^{-5} \cdot B^4 \in GF((2^2)^2)$ requires 3 $GF(2^2)$ multipliers, 1 $GF(2^2)$ squarer, and 4 $GF(2^2)$ adders. Inversion in $GF(((2^2)^2)^2)$ can then be implemented according to [22] with 2 adders, 3 multipliers, 1 inverter, and 1 squarer followed by multiplication by $\lambda = (\alpha + 1)\beta$, all over $GF((2^2)^2)$.

The hardware implementation of the perfectly masked version can be implemented similarly except that now instead of using the normal adders, multipliers, squarers, and inverters, we use circuits which implement the algorithms from Sect. 5.

6.2 Cost and Comparison to Previous Countermeasures

Area and delay estimates for circuits with and without countermeasures are provided in the appendix. The estimates are given in terms of the area and delay of 2-input AND gates, 2-input XOR gates, and NOT gates. The complexity and specific implementation of these circuits is taken from [28]. In addition, we provide complexity estimates in terms of normalized area and delay. The normalization is done with respect to the area and delay of a NOT gate. We have assumed that the areas of a 2-input AND gate and 2-input XOR gate are twice and 3 times that of an inverter, respectively. Similarly, it is assumed that the delays of NOT, AND, and XOR gates are equal. Notice that the assumptions regarding the gates' area and delay are not arbitrary but based on the actual sizes of several standard cell libraries. Finally, we point out that [22] which describes AES ASIC implementations over $GF(((2^2)^2)^2)$ does not provide the actual circuits used to implement the AES S-box.

Table 1 provides a cost comparison among the different masking countermeasures. We did not consider the method from [9] because its hardware implementation requires too many hardware resources. We can estimate the cost of [9] with $k = 8$ by simply considering the cost of a multiplier and an inverter over $\mathbb{F}_2[x]/(pq) \cong \mathbb{F}_{256} \times \mathbb{F}_{2^k}$. According to [7], such a multiplier requires 289 2-input AND gates and 272 2-input XOR gates. The map I' can also be implemented with a multiplier (a squarer requires only wires). Thus, we would need at least 1 multiplier and 1 inverter over $\mathbb{F}_2[x]/(pq)$ and 3 multipliers and 1 inverter over $\mathbb{F}_{256}$. This results in a circuit which requires at least 731 AND and 766 XOR₂ or about twice as many gates as our method. We can see from Table 1 that

Table 1. Hardware cost comparison for different inversion circuits with side-channel countermeasures

Arithmetic Operation	A	A/A _{Normal Inv.}	T	T/T _{Normal Inv.}	A · T
Inversion over $GF(((2^2)^2)^2)$ [22]	312	1	17	1	1
Inversion with DPA countermeasure from [25] according to (1)	1071	3.4	26	1.5	5.3
$GF(((2^2)^2)^2)$ PM inverter (this paper)	1704	5.5	21	1.2	6.7
Inversion with DPA countermeasure from [25])	1341	4.3	34	2	8.6
Inversion with countermeasure from [2]	1784	5.7	34	2	11.4

the countermeasure of [25] implemented according to (1) has the best area/time product of all the implementations. However, as we have shown in Section 4, this countermeasure is susceptible to DPA attacks if the input byte is zero and, thus, it does not provide perfect masking. If we then consider the best area/time product of the countermeasures that offer DPA resistance, the implementation presented in this work has the best area/time product. This result comes from

the reduced critical path in the circuit presented here. In addition, our design encourages re-usability of previously designed blocks. In other words, since the masking method depends only on multipliers and adders, if one has multiplier and adder blocks already designed, they can be used immediately to build a perfectly masked circuit (with the work from [25], implementation of the masking countermeasure would require a complete circuit redesign). Finally, we estimate the cost that our masking countermeasure would have on an AES hardware implementation. To do this, we assume that the implementation would follow the architecture described in [22] where the SubBytes transformation occupies about 22% of the design with 4 S-Boxes in parallel. In SubBytes, the inverse transformation accounts for 60% or about 14% of the total area. We also assume that the remaining circuits require twice as much area as an implementation without masking countermeasures. Then, our new inversion circuit would need about 2.5 times the area that an AES hardware implementation without countermeasures would need. Of this 31% would correspond to the inverter circuit. The required area is only 20% larger than an implementation that used hardware countermeasures based on the usage of different hardware logic. Such methods double the hardware resources when compared to an implementation using standard (single-rail) logic.

In addition to time and area, other costs are also of importance. For example, the amount of randomness is very important since its generation is quite expensive. In our simplified algorithm we only need 3 random masks in order to compute $INV(x)$ in a secure manner. Another important cost factor is the number of operations that have to be protected by hardware means. Our approach needs this inevitable protection only for one intermediate result. Hence it is optimal with respect to this cost measure.

7 Conclusions and Recommendations for Further Research

A natural way to extend this research is to consider more powerful adversaries which can access more than one intermediate result at the time and develop methods which would withstand such attacks. Here a major challenge is to design methods which are "practical", in the sense, that they can be implemented at a reasonable hardware cost. Another interesting problem is to see whether for less powerful adversaries secure algorithms exist that require less randomness or are more efficient than the algorithms presented in this paper. A further question is if we can find more efficient methods to implement side-channel attack safe circuits for the AES in hardware or software with respect to time or area. We believe that, using masking methodologies, the best we could hope for is to use twice as much area as a circuit without countermeasures (imagine simply that the circuit could be implemented using only XOR gates). Is this bound possible to achieve in practice? Related to this last question is the need for random masks. Can we reduce the randomness requirement without affecting security?

References

1. M.-L. Akkar, R. Bévan, and L. Goubin. Two Power Analysis Attacks against One-Mask Methods. In *11th International Workshop on Fast Software Encryption — FSE 2004*, volume LNCS 3017. Springer-Verlag, 2004.
2. M.-L. Akkar and C. Giraud. An Implementation of DES and AES, Secure against Some Attacks. In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2001*, volume LNCS 2162, pages 309–318. Springer-Verlag, May 14-16, 2001.
3. E. Biham and A. Shamir. Power Analysis of the Key Scheduling of the AES Candidates. In *Proceedings of the Second AES Candidate Conference (AES2)*, Rome, Italy, March 1999.
4. S. Chari, C. S. Jutla, J. R. Rao, and P. Rohatgi. Towards Sound Approaches to Counteract Power-Analysis Attacks. In *Advances in Cryptology — CRYPTO '99*, volume LNCS 1666, pages 398–412. Springer-Verlag, August 1999.
5. C. Clavier, J.S. Coron, and N. Dabbous. Differential Power Analysis in the Presence of Hardware Countermeasures. In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2000*, volume LNCS 1965, pages 252–263. Springer-Verlag, August 17-18, 2000.
6. J. Daemen and V. Rijmen. Resistance Against Implementation Attacks: A Comparative Study of the AES Proposals. In *Proceedings of the Second AES Candidate Conference (AES2)*, Rome, Italy, March 1999.
7. G. Drolet. A New Representation of Elements of Finite Fields $GF(2^m)$ Yielding Small Complexity Arithmetic Circuits. *IEEE Transactions on Computers*, 47(9):938–946, September 1998.
8. J.J.A. Fournier, S. Moore, H. Li, R. Mullins, and G. Taylor. Security Evaluation of Asynchronous Circuits. In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2003*, volume LNCS 2779, pages 125–136. Springer-Verlag, September 7-10, 2003.
9. J.Dj. Golić and C. Tymen. Multiplicative Masking and Power Analysis of AES. In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2002*, volume LNCS 2523, pages 198–212. Springer-Verlag, 2002.
10. Jovan Dj. Golić. DeKaRT: A New Paradigm for Key-Dependent Reversible Circuits. In *Cryptographic Hardware and Embedded Systems - CHES 2003*, volume LNCS 2779, pages 98–112. Springer Verlag, 2003.
11. L. Goubin and J. Patarin. DES and Differential Power Analysis, "The Duplication Method". In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 1999*, volume LNCS 1717, pages 158–172. Springer-Verlag, 1999.
12. J. Guajardo and C. Paar. Itoh-Tsujii Inversion in Standard Basis and Its Application in Cryptography and Codes. *Design, Codes, and Cryptography*, 25(2):207–216, February 2002.
13. T. Itoh and S. Tsujii. A Fast Algorithm for Computing Multiplicative Inverses in $GF(2^m)$ Using Normal Bases. *Information and Computation*, 78:171–177, 1988.
14. P. Kocher, J. Jaffe, and B. Jun. Introduction to Differential Power Analysis and Related Attacks. Technical Report, Cryptography Research, Inc., 1998.
15. P. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In *Advances in Cryptology — CRYPTO '99*, volume LNCS 1666, pages 388–397. Springer-Verlag, 1999.
16. Paul C. Kocher. Timing attacks on implementations of Diffie-Hellman, RSA, DSS and other systems. In *Advances in Cryptology - Proceedings of CRYPTO 1996*, volume LNCS 1109, pages 104–113. Springer Verlag, 1996.

17. Francois Koeune and Jean-Jacques Quisquater. A timing attack against Rijndael. Technical Report CG-1999/1, Université Catholique de Louvain, 1999.
18. S. Mangard. A Simple Power-Analysis (SPA) Attack on Implementations of the AES Key Expansion. In *Proceedings of the 5th International Conference on Information Security and Cryptology (ICISC 2002)*, volume LNCS 2587, pages 343–358. Springer-Verlag, 2002.
19. T.S. Messerges. Securing the AES Finalists Against Power Analysis Attacks. In B. Schneier, editor, *7th International Workshop on Fast Software Encryption — FSE 2000*, volume LNCS 1978, pages 150–164. Springer-Verlag, 2001.
20. S. Moore, R. Anderson, R. Mullins, G. Taylor, and J.J.A. Fournier. Balanced Self-Checking Asynchronous Logic for Smart Card Applications. *Journal of Microprocessors and Microsystems*, 27(9):421–430, 2003.
21. S.B. Örs, F. Gürkaynak, E. Oswald, and B. Preneel. Power-Analysis Attack on an ASIC AES Implementation. In *Proceedings of the 2004 International Symposium on Information Technology (ITCC 2004)*. IEEE Computer Society, 2004.
22. A. Satoh, S. Morioka, K. Takano, and S. Munetoh. A Compact Rijndael Hardware Architecture with S-Box Optimization. In *Advances in Cryptology — ASIACRYPT 2001*, volume LNCS 2248, pages 239–254. Springer-Verlag, 2001.
23. K. Tiri, M. Akmal, and I. Verbauwhede. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In *28th European Solid-State Circuits Conference (ESSCIRC 2002)*, 2002.
24. K. Tiri and I. Verbauwhede. Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In C.D. Walter, Ç. K. Koç, and C. Paar, editors, *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2003*, volume LNCS 2779, pages 125–136. Springer-Verlag, 2003.
25. E. Trichina. Combinational logic design for aes subbyte transformation on masked data. Cryptology eprint archive: Report 2003/236, IACR, November 11, 2003.
26. E. Trichina, D. De Seta, and L. Germani. Simplified Adaptive Multiplicative Masking for AES. In *Workshop on Cryptographic Hardware and Embedded Systems — CHES 2002*, volume LNCS 2523, pages 187–197. Springer-Verlag, 2002.
27. U.S. Department of Commerce/National Institute of Standard and Technology. *FIPS PUB 197, Specification for the Advanced Encryption Standard (AES)*, November 2001. Available at <http://csrc.nist.gov/encryption/aes>.
28. P. Voigtländer. Entwicklung einer Hardwarearchitektur für einen AES-Coprozessor. Diplomarbeit, Fachbereich Informatik, Mathematik und Naturwissenschaften, Technische Informatik, HTWK Leipzig, Germany, May 2, 2003.