Skip to main content
SpringerLink
Log in

A General Purpose Xputer Architecture derived from DSP and Image Processing

  • Chapter
VLSI Design Methodologies for Digital Signal Processing Architectures

Part of the book series: The Springer International Series in Engineering and Computer Science ((SECS,volume 257))

Abstract

This paper illustrates a novel class of computational devices called Xputers, which are by up to several orders of magnitude more efficient than the von Neumann paradigm of computers. The paper shows how the new paradigm is partly derived from accelerating features of image processors and digital signal processors,and it illustrates xputer execution mechanisms and associated programming techniques by means of simple algorithm examples.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. P. Bertin, D. Roncin, J. Vuillemin: Introduction to Programmable Active Memories; Int’l Conf. on Systolic Arrays, Kilarney, Ireland, 1989

    Google Scholar 

  2. D. Causley, J. Z. Young: The Flying Spot Microscope - Use in Particle Analysis, Research 8, p.430–434, 1953.

    Google Scholar 

  3. M. Christ: Texas Instruments TMS 320C25; Signalprozessoren 3; Oldenbourg-Verlag 1988

    Google Scholar 

  4. M. D’Amour, et al.: ASIC Emulation cuts Design Risk; High Performance Systems, Oct. 1989

    Google Scholar 

  5. G. P. Dinneen: Programming Pattern Recognition, Proceedings of the Western Joint Computer Conference, Los Angeles, 1955.

    Google Scholar 

  6. J. A. B. Fortes, K. S. Fu, B.J. Wah, “Systematic Approaches for Algorithmically Specified Systolic Arrays”, in Computer Architecture: Concepts and Systems, (ed.: V. Milutinovic), North Holland, 1988.

    Google Scholar 

  7. R. Freeman: User-Programmable Gate Arrays; IEEE Spectrum, Dec.1988.

    Google Scholar 

  8. D. Gajski, D. Padua, D. Kuck, R. H. Kuhn, “A Second Opinion on Data Flow Machines and Languages”, Computer, pp. 58–69,Febr. 1982.

    Google Scholar 

  9. F. A. Gerrtisen: Design and Implementation of the Delft Image Processor DIP-1; Ph.D Thesis, Dept. Electrical Engineering, Delft University, 1981.

    Google Scholar 

  10. M. J. E. Golay: Apparatus for counting bi-nucleate lymphocytes in blood, U.S. Patent 3,214,574, 1965.

    Google Scholar 

  11. S. B. Gray: Local Properties of Binary Images in Two Dimensions; IEEE Trans. on Computers, C-20 (5), 1971.

    Google Scholar 

  12. M. D. Graham, P. E. Norgren: The diffa Analyzer - A Parallel/Serial Golay Image Processor; in: Real-Time Medical Image Processing (Once, Preston, Rosenfeld eds.), Plenum Press, New York 1980.

    Google Scholar 

  13. R. W. Hartenstein, A. G. Hirschbiel, K. Lemmert, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware; Int’l Conf. on Information Technology, Tokyo, Japan, Oct. 1990.

    Google Scholar 

  14. R. W. Hartenstein, A. G. Hirschbiel, K. Lemmert, K. Schmidt, M. Weber, “The Machine Paradigm of Xputers and its Application to Digital Signal Processing”, Proc. of 1990 International Conference on Parallel Processing, St. Charles, Oct. 1990.

    Google Scholar 

  15. R. Hartenstein, A. Hirschbiel, M. Weber: MoM - Map Oriented Machine; in: Ambler et al.: Hardware Accelerators, Adam Hilger, Bristol 1988.

    Google Scholar 

  16. R. Hartenstein, G. Koch: The universal bus considered harmful; in: (eds.) R. Hartenstein, R. Zaks: Microarchitecture of Computer Systems, North Holland, 1975

    Google Scholar 

  17. R.W. Hartenstein, R. Hauck, A.G. Hirschbiel, W. Nebel, M. Weber: PISA - A CAD package and special hardware for pixel oriented layout analysis, Proc. ICCAD 1984

    Google Scholar 

  18. J. M. Herron, J. Farley, K. Preston Jr., H. Seliner: A General-Purpose High-Speed Logical Transform Image Processor; IEEE Transactions on Computers, C-31(8), 1982.

    Google Scholar 

  19. A. G. Hirschbiel: A Novel Processor Architecture based on Auto Data Sequencing and Low Level Parallelism; Ph. D. dissertation, Universität Kaiserslautern, 1991

    Google Scholar 

  20. P. A. Kaufmann: Wanted: Tools for Validation, Iteration; Computer Design, Dec.1989

    Google Scholar 

  21. R. A. Kirsch: Experiments in Processing Information with a Digital Computer, Proc. Eastern Joint Computer Conference, Washington, 1957.

    Google Scholar 

  22. B. Kruse, P. E. Danielsson, Gudmundsson: From Picap I to Picap II; in Special Computer Architectures for Pattern Processing (K.S. Fu, T. Ichikawa, eds.), CRC Press, Boca Raton, 1982.

    Google Scholar 

  23. B. Kruse: A Parallel Picture Processing Machine, IEEE Computer C-22(12), 1973.

    Google Scholar 

  24. S.-Y. Kung, VLSI Array Processors; Prentice-Hall, 1988.

    Google Scholar 

  25. K. Lemmert, SYS3 - a Systolic Synthesis System around KARL, Ph. D. dissertation, Kaiserslautern University, 1989.

    Google Scholar 

  26. C. Lengauer, On the Projection Problem in Systolic Design; report, Carnegie-Mellon University, CMU-CS-88–102, Pittsburgh, 1988

    Google Scholar 

  27. D. I. Moldovan, “ADVIS: A Software Package for the Design of Systolic Arrays”, IEEE Transactions on Computer Aided Design, pp. 33–40, Jan., 1987.

    Google Scholar 

  28. N. N. (Motorola): DSP 56000/56001 Digital Signal Processor User’s Manual; Motorola Corp., 1989.

    Google Scholar 

  29. R. Nawrath, J. Serra: Quantitative Image Analysis: Theory and Instrumentation; Micros. Acta 82 (2) p.101–111, 1979.

    Google Scholar 

  30. N. Petkov: Systolische Algorithmen und Arrays, Akademischer Verlag 1989.

    Google Scholar 

  31. N. N. (Plessey): Quickgate (Product Overview); Plessey Semiconductors, Swindon, U.K., May, 1990.

    Google Scholar 

  32. K. Preston Jr.: The CELLSCAN system - A leucocyte pattern analyzer, Proc. Western Joint Comput. Conf., 1961

    Google Scholar 

  33. K. Preston Jr.: Use of the Golay Logic Processor in pattern-recognition studies using hexagonal neighborhood logic; Proc. Symp. Comput. Automata, Polytechnic Press, New York 1971.

    Google Scholar 

  34. K. Preston Jr.: Cellular Architectures for Image Processing; Int’l Conference on Computer Design: VLSI in Comput., New York, IEEE Publ. no. CH1935–6/83, 1983.

    Google Scholar 

  35. K. Preston Jr., M. J.B. Duff: Modern Cellular Automata, Theory and Applications; Plenum Press, New York 1984.

    MATH  Google Scholar 

  36. P. Quinton, Y. Robert: Systolic Algorithms & Architectures, Prentice Hall 1989.

    Google Scholar 

  37. H. J. Siegel: Interconnection networks for large-scale parallel processing; McGraw-Hill, New York, 1990

    Google Scholar 

  38. Thomas W. Starnes: MC68000: Philosophie und praktische Realisierung einer 16/32-Bit_Mikroprozessorfamilie; Das 68000-Sonderheft, Franzis-Verlag, München 1985.

    Google Scholar 

  39. S. R. Sternberg: Cytocomputer real-time pattern recognition; Proceedings of the 8th Automatic Imagary Pattern Recognition Symposium, 1978

    Google Scholar 

  40. S. H. Unger: A Computer Oriented Toward Spatial Problems; Proc. IRE 46, 1958.

    Google Scholar 

  41. M. Weber: An Application Development Method for Xputers; Ph. D. dissertation, Kaiserslautern University, 1990.

    Google Scholar 

  42. S. S. Wilson: One Dimensional SIMD Architectures - The AIS-5000; in Multicomputer Vision (Levialdi eds.), Academic Press, 1988

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Universität Kaiserslautern Postfach, Fachbereich Informatik, Kaiserslautern, W-6750, Germany

    A. Ast, R. W. Hartenstein, H. Reinig, K. Schmidt & M. Weber

Authors
  1. A. Ast
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. W. Hartenstein
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. H. Reinig
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. K. Schmidt
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. M. Weber
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. The University of Southwestern Louisiana, USA

    Magdy A. Bayoumi

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer Science+Business Media New York

About this chapter

Cite this chapter

Ast, A., Hartenstein, R.W., Reinig, H., Schmidt, K., Weber, M. (1994). A General Purpose Xputer Architecture derived from DSP and Image Processing. In: Bayoumi, M.A. (eds) VLSI Design Methodologies for Digital Signal Processing Architectures. The Springer International Series in Engineering and Computer Science, vol 257. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2762-6_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-2762-6_10

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6192-3

  • Online ISBN: 978-1-4615-2762-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation