Skip to main content

Placing Tiles in the Plane

  • Chapter
Foundations of Data Organization
  • 136 Accesses

Abstract

The VLSI placement problem consists of finding an optimum placement of the VLSI components in the plane of the chip. A standard optimization goal is to minimize the total amount of space occupied by the wires on the chip. We model the VLSI placement problem by considering the problem of placing tiles on the plane when each tile has a preassigned area into which it must be placed. We show that for most cases this problem appears computationally infeasible, and we present some fast algorithms for some special cases.

This research was done while the author was a student research assistant at IBM Research, San Jose.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Garey, M. R. and Johnson, D. S., 1978, Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman, San Francisco.

    Google Scholar 

  2. Garey, M. R., Johnson, D. S., Simons, B. B. and Tarjan, R. E., 1981, Scheduling Unit-Time Tasks with Arbitrary Release Times and Deadlines. SIAM J. Comput. 10, pp. 256–269.

    Article  MathSciNet  MATH  Google Scholar 

  3. Lawler, E. L., 1976, Combinatorial Optimization: Networks and Matroids. Holt, Rinehart & Winston, New York.

    MATH  Google Scholar 

  4. Simons, B. B., 1983, Multiprocessor Scheduling of Unit-time Jobs with Arbitrary Release Times and Deadlines, Siam J. Comput. 12, pp. 294–299.

    Article  MathSciNet  MATH  Google Scholar 

  5. Simons, B. B. and Sipser, M. F., 1984, On Scheduling Unit-length jobs with Multiple Release Time/Deadline Intervals, Op. Res. ,32, pp. 80–88.

    Article  MATH  Google Scholar 

  6. Simons, B. B. and Warmuth, W., A Fast Algorithm for Multiprocessor Scheduling of Unit-time Jobs with Arbitrary Release Times and Deadlines, to appear.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Plenum Press, New York

About this chapter

Cite this chapter

Broder, A., Simons, B. (1987). Placing Tiles in the Plane. In: Ghosh, S.P., Kambayashi, Y., Tanaka, K. (eds) Foundations of Data Organization. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1881-1_18

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1881-1_18

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-9048-3

  • Online ISBN: 978-1-4613-1881-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics