This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H. M. Ahmed, “Efficient Elementary Function Generation with Multipliers,” in Proc. 9th Symposium on Computer Arithmetic, Santa Monica, CA, USA, Sept. 1989, pp. 52–59.
A. L. Bramble, “Direct Digital Frequency Synthesis,” in Proc. 35th Annu. Frequency Contr. Symp., USERACOM (Ft. Monmouth, NJ), May 1981, pp. 406–414.
R. E. Crochiere, and L. R. Rabiner, “Multirate Digital Signal Processing,” Englewood Cliffs, NJ: Prentice-Hall, 1983.
F. Curticãpean, and J. Niittylahti, “An Improved Digital Quadrature Frequency Down-Converter Architecture,” Asilomar Conf. on Signals, Syst. and Comput., Nov. 2001, pp. II-1318–1321.
S. Darlington, “On Digital Single-Sideband Modulators,” IEEE Trans. Circuit Theory, Vol. 17, No. 3, pp. 409–414, Aug. 1970.
D. L. Duttweiler, and D. G. Messerschmitt, “Analysis of Digitally Generated Sinusoids with Application to A/D and D/A Converter Testing,” IEEE Trans. on Commun., Vol. COM-26, pp. 669–675, May 1978.
B. G. Goldberg, “Digital Techniques in Frequency Synthesis,” McGraw-Hill, 1996.
J. Gorski-Popiel, “Frequency-Synthesis: Techniques and Applications,” IEEE Press, New York, USA, 1975.
E. B. Hogenauer, “An Economical Class of Digital Filters for Decimation and Interpolation,” IEEE Trans. Acoust., Speech, Signal Process., Vol. ASSP-29, No. 2, pp. 155–162, Apr. 1981.
E. W. McCune, Jr., “Number Controlled Modulated Oscillator,” U. S. Patent 4,746,880, May 24, 1988.
U. Meyer-Bäse, S. Wolf, and F. Taylor, “Accumulator-Synthesizer with Error-Compensation,” IEEE Trans. Circuits and Systems II, Vol. 45, No. 7, pp. 885–890, July 1998.
T. Nakagawa, and H. Nosaka, “A Direct Digital Synthesizer with Interpolation Circuits,” IEEE J. of Solid State Circuits, Vol. 32, No. 5, pp. 766–770, May 1997.
H. T. Nicholas, and H. Samueli, “An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation,” in Proc. 41st Annu. Frequency Contr. Symp., June 1987, pp. 495–502.
J. Nieznanski, “An Alternative Approach to the ROM-less Direct Digital Synthesis,” IEEE J. of Solid State Circuits, Vol. 33, No. 1, pp. 169–170, Jan. 1998.
H. Nosaka, Y. Yamaguchi, and M. Muraguchi, “A Non-Binary Direct Digital Synthesizer with an Extended Phase Accumulator,” IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, Vol. 48, pp. 293–298, Jan. 2001.
H. Nosaka, Y. Yamaguchi, A. Yamagishi, H. Fukuyama, and M. Muraguchi, “A Low-Power Direct Digital Synthesizer Using a Self-Adjusting Phase-Interpolation Technique,” IEEE J. Solid-State Circuits, Vol. 36, No. 8, pp. 1281–1285, Aug. 2001.
P. Nuytkens, and P. V. Broekhoven, “Digital Frequency Synthesizer,” U. S. Pat. 4,933,890, June 12, 1990.
T. Rahkonen, H. Eksymä, A. Mäntyniemi, and H. Repo, “A DDS Synthesizer with Digital Time Domain Interpolator,” Analog Integrated Circuits and Signal Processing, Vol. 27, No. 1–2, pp. 111–118, Apr. 2001.
R. Richter, and H. J Jentschel, “A Virtual Clock Enhancement Method for DDS Using an Analog Delay Line,” IEEE J. Solid-State Circuits, Vol. 36, No. 7, pp. 1158–1161, July 2001.
Y. Song and B. Kim, “A 330-MHz 15-b Quadrature Digital Synthesizer/Mixer in 0.25 µm CMOS,” in Proc. 29th European Solid-State Circuits Conference, Estoril, Portugal, Sept. 2003, pp. 513–516.
Stanford Telecom STEL-2173 Data Sheet, the DDS Handbook, Fourth Edition, and Triquint Semiconductor TQ6122 Data Sheet, TQS Digital Communications and Signal Processing, 1994.
L. K. Tan, and H. Samueli, “A 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 µm CMOS,” IEEE J. of Solid State Circuits, Vol. 30, No. 3, pp. 193–200, Mar. 1995.
J. Tierney, C. Rader, and B. Gold, “A Digital Frequency Synthesizer,” IEEE Trans. Audio and Electroacoust., Vol. AU-19, pp. 48–57, Mar. 1971.
A. Torosyan, D. Fu, and A. N. Willson, Jr., “A 300-MHz Quadrature Direct Digital Synthesizer/Mixer in 0.25µm CMOS,” IEEE J. of Solid State Circuits, Vol. 38, No. 6, pp. 875–887, June 2003.
J. A. Webb, “Digital Signal Generator Synthesizer,” U. S. Patent 3,654,450, Apr. 4, 1972.
A. Wenzler, and E. Lüder, “New Structures for Complex Multipliers and their Noise Analysis,” in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), 1995, pp. 1,432–1,435.
B. C. Wong, and H. Samueli, “A 200-MHz All-Digital QAM Modulator and Demodulator in 1.2-µm CMOS for Digital Radio Applications,” IEEE J. Solid-State Circuits, Vol. 26, No. 12, pp. 1970–1979, Dec. 1991.
R. J. Zavrel, Jr., “Digital Modulation Using the NCMO,” RF Design, pp. 27–32, Mar. 1988.
R. Zavrel, and E. W. McCune, “Low Spurious Techniques & Measurements for DDS Systems,” in RF Expo East Proc., 1988, pp. 75–79.
Rights and permissions
Copyright information
© 2005 Springer
About this chapter
Cite this chapter
(2005). 4. Direct Digital Synthesizers. In: Digital Synthesizers and Transmitters for Software Radio. Springer, Boston, MA. https://doi.org/10.1007/1-4020-3195-5_4
Download citation
DOI: https://doi.org/10.1007/1-4020-3195-5_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-3194-6
Online ISBN: 978-1-4020-3195-3
eBook Packages: EngineeringEngineering (R0)