Interfacing hardware and software

  • M. Eisenring
  • J. Teich
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1482)


The paper treats the problem of automatic generation of communication interfaces between hardware devices such as FPGAs and ASICs and software (programmable) devices such as microprocessors. In


automatic interface synthesis low power design hardware/software codesign rapid prototyping 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    L. Benini and G. De Micheli. Transformation and synthesis of FSMs for low-power gated-clock implementation. Int. Symp. on Low Power Design, pages 21–26, 1995.Google Scholar
  2. 2.
    M. Eisenring and J. Teich. Domain-specific interface generation from dataflow specifications. In Proceedings of Sixth International Workshop on Hardware/Software Codesign, CODES 98, pages 43–47, Seattle, Washington, March 15–18 1998.Google Scholar
  3. 3.
    M. Eisenring, J. Teich, and L. Thiele. Rapid prototyping of dataflow programs on hardware/software architectures. In Proc. of HICSS-31, Proc. of the Hawai'i Int. Conf. on Syst. Sci., volume VII, pages 187–196, Kona, Hawaii, January 1998.Google Scholar
  4. 4.
    Shyh-Jye Jou and I-Yao Chuang. Low-power globally asynchronous local synchronous design using self-timed circuit technology. In International Symposium on Circuits and Systems, volume 3, pages 1808–1811, June 1997.Google Scholar
  5. 5.
    E.A. Lee and D.G. Messerschmitt. Synchronous dataflow. Proceedings of the IEEE, 75(9):1235–1245, 1987.CrossRefGoogle Scholar
  6. 6.
    B. Lin, S. Vercauteren, and Hugo De Man. Constructing application-specific heterogeneous embedded architectures for custom HW/SW applications. In ACM/IEEE Design Automation Conference, June 1996.Google Scholar
  7. 7.
    Ad M.G. Peeters. Single-Rail Handshake Circuits. PhD Thesis, Eindhoven University of Technology, 1996.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • M. Eisenring
    • 1
  • J. Teich
    • 1
  1. 1.Computer Engineering and Communication Networks Lab (TIK)Swiss Federal Institute of Technology (ETH)ZurichSwitzerland

Personalised recommendations