Simulation of ATM switches using dynamically reconfigurable FPGA's
In this article we will discuss a new approach for efficient simulation of queuing systems by using the configurable computing paradigm. One of the classical approaches to optimize the simulation of queuing systems is by implementing co-processors for the hard parts of the simulation algorithm using Asics or FPGA's. The approach that we are proposing is different from the previous one in the sense that we are not using FPGA's to optimize the simulation algorithm but we implement an equivalent system of the one that has to be simulated in the FPGA. As a case study we have made a simulator for ATM switching fabrics. Our research shows that dynamically reconfigurable FPGA's like the 6200 RPU of XILINX can be efficiently used for the simulation of queuing systems.
Unable to display preview. Download preview PDF.
- W.Brissinck & all. A hierarchical Approach to distributed Discrete Event Simulation., Proceedings LASTED conference on modeling and simulation, Signapore 1997.Google Scholar
- V.N. Yarmolik, S.N. Demidenko, Generation and Application of Pseudorandom Sequences for Random Testing. ISBN 0-471-9199-3Google Scholar
- Martin De Prycker, Asynchronous Transfer Mode, Solution for Broad Band ISDN, ISBN 0-13-342171-6Google Scholar
- A. Touhafi & all. The Implementation of a Field Programmable Logic Based Co-Processor for the acceleration of discrete event simulators. LNCS Proceedings FPL '96 Darmstadt Germany 1996Google Scholar
- stefan Hans, Melchior Ludwig, Hades: Fast Hardware Synthesis tools and a Reconfigurable Co-processor, Doctoral Thesis 1997.Google Scholar
- http:Ўw.vcc.comGoogle Scholar
- Xilinx, The programmable Logic Databook, version 1996Google Scholar