A novel field programmable gate array architecture for high speed arithmetic processing
In this paper a novel Reconfigurable Arithmetic FPGA (RA-FPGA) architecture is presented. The FPGA employs novel logic cell structures (called Configurable Arithmetic Units CAUs) and an interconnection framework appropriate for high performance computer arithmetic. The FPGA architecture is both flexible, reconfigurable and is optimised for bit parallel processing of wide data. The proposed architecture is also scaleable supporting data of varying word length. Performance characteristics based on a 0.7Μm CMOS process is presented.
Unable to display preview. Download preview PDF.
- 1.Frenzel.: “FPGA Applications.” Tutorial Book of IEEE Symposium on Circuits and Systems. Chp. 1. pp. 1–10. Jun 95.Google Scholar
- 2.The Fifth Annual Advanced PLD and FPGA Conference Proceedings. May 95.Google Scholar
- 3.The Sixth Annual Advanced PLD and FPGA Conference Proceedings, May 96.Google Scholar
- 4.L Ferguson and J Rosenberg.: “Implementing DSP functions in FPGAs,” IEEE Proceedings of WESCOM 95, pp. 250–255, Nov. 95.Google Scholar
- 7.Rose, A. El-Gammal, and A. Sangiovanni-Vincentelli.: “Architecture of FPGAs.” Proceedings of the IEEE, Vol. 81, No. 7, pp. 1013–1027, Jul. 93.Google Scholar