Abstract
A distributed-memory parallel computer (the “α7”) with a peak-performance of more than 1 GPlop was implemented on an area of 300 square inch. The seven processing elements are interconnected using Intelligent Communication — a communication scheme already approved in the MUSIC, a DSP based parallel computer of the Electronics Lab. The combination of processing elements built up using standard components with a fast, low-latency communication scheme implemented in hardware leads to a powerful parallel computer for the scientist's or engineer's workplace. Several of these computers can be joined via an optical network to form a distributed supercomputer.
This work was supported by Swiss National Fond Grant 5003-034451
Preview
Unable to display preview. Download preview PDF.
References
A. Gunzinger, U. A. Müller, W. Scott, B. Bäumle, P. Kohler, W. Guggenbühl. Architecture and Realization of a Multi Signalprocessor System. In International Conference On Application Specific Array Processors. IEEE Computer Society Press, 1992.
D. McKinney, D. Leibholz, M. Rosenbluth, J. Mullens, K. Chui, M. Bhaiwala, S. Patel, C. Houghton, D. Ramey. DECchip 21066: The Alpha AXPℳ Chip for Cost-Focused Systems. COMPCON, digest of papers, spring 1994.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tiemann, B., Mühll, H.V., Hasler, I., Hiltebrand, E., Gunzinger, A., Tröster, G. (1995). Architecture and implementation of a single-board desktop supercomputer. In: Hertzberger, B., Serazzi, G. (eds) High-Performance Computing and Networking. HPCN-Europe 1995. Lecture Notes in Computer Science, vol 919. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0046670
Download citation
DOI: https://doi.org/10.1007/BFb0046670
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-59393-5
Online ISBN: 978-3-540-49242-9
eBook Packages: Springer Book Archive