An interface device to support a distributed parallel system for the StrongARM microprocessor
This work describes a single chip interface between the StrongARM processor and the ICR C416 hardware message routing device. This allows the construction of a scaleable distributed parallel system with features similar to that of a transputer system but with the benefits of the higher clock speed and cache memory of the StrongARM. This interface has been implemented on an ALTFRA 10K FLEX series FPGA. The interface design and simulation results are outlined.
Unable to display preview. Download preview PDF.
- CRAY T3D, Cray Research Inc., Chippewa Falls, WI, USA.Google Scholar
- B C O'Neill, et al, ‘Design and Exploitation of a 26,000 Gate Message Routing Device', Fifth EURCHIP Workshop on VLSI Design Training,, Germany, Oct. 1994, pp290–303.Google Scholar
- Digital Semiconductors SA-110 Microprocessor Technical Reference Manual, EC-QPWLC-TE, DEC Ltd, Maynard, Massachusetts, USA, 1996.Google Scholar