Advertisement

Dynamically trace scheduled VLIW architectures

  • Alberto Ferreira de Souza
  • Peter Rounce
5. Posters
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1401)

Abstract

This paper presents a new architecture organisation, the dynamically !race scheduled VLIW (DTSVLIW), that can be used to implement machines that execute the code or current RISC or CISC instruction set architectures in a VLIW fashion, with backward code compatibility.

Keywords

VLIW Superscalar trace cache scheduling 

Area

Architecture 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    J. E. Smith, S. Vajapeyam, “Trace Processors: Moving to Forth-Generation Microarchilectures” IEEE Computer, September 1997.Google Scholar
  2. [2]
    J. A. Fisher, “The VLIW Machine: A Multiprocessor for Compiling Scientific Code”, IEEE Computer, pp. 45–53, July 1984.Google Scholar
  3. [3]
    B. R. Rau, “Dynamically Scheduled VLIW Processors”, Proceedings of the 26th Annual Symposium on Microarchitecture, pp. 80–92, 1993.Google Scholar
  4. [4]
    K. Ebcioglu, E. R. Altman, “DAISY: Dynamic Compilation for 100% Architectural Compatibility”, IBM Research Report RC20538, 82 pages. 1996.Google Scholar
  5. [5]
    R. Nair, M. E. Hopkins, “Exploiting Instructions Level Parallelism in Processors by Caching Scheduled Groups”, IBM Research Report RC20628, 17 pages, 1996.Google Scholar
  6. [6]
    S. Davidson, D. Landskov, B. D. Shriver, P. W. Mallelt, “Some Experiments in Local Microcode Compaction for Horizontal Machines”, IEEE Transactions on Computers, Vol. C30, No. 7, pp. 460–477, July 1981.xGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • Alberto Ferreira de Souza
    • 1
  • Peter Rounce
    • 1
  1. 1.Department of Computer ScienceUniversity College LondonLondonUK

Personalised recommendations