The improved RAID 5 with the disk cache using the load-balanced destage algorithm

  • Yun-Seok Chang
  • Bo-Yeon Kim
5. Posters
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1401)


Write requests are written from the disk cache to the disk array by the destage algorithm and the response time of host read request dominates the performance of the RAID 5. Since RAID is composed of multiple disk, the overal performance at the disk array level is more important than the performance at a disk level. However, previous destage algorithms do not take into consideration the overall performance of the disk array but the optimal performance at an each individual disk, and it may eventually decreases the RAID 5 performance. This paper proposes the load-balanced destage algorithm adopted in the RAID 5 at the disk array level, and shows that the proposed destage algorithm has higher performance than other previous destage algorithms


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Chen, P., Lee, E., Gibson, G., Katz, R., Patterson, D.: RAID: High Performance, Reliable Secondary Storage. ACM Computing Surveys. 26(2) (1994) 145–188Google Scholar
  2. 2.
    Ganger, G., Worthington, B., Hou, R., Patt, Y.: Disk Arrays: High-Performance, High Reliability Storage Subsystems. IEEE Computer. 27(3) (1994) 30–36Google Scholar
  3. 3.
    J. Menon, “Performance of RAID 5 Disk Arrays with Read and Write Caching,” Distributed and Parallel Databases, Vol. 17, No 1-2, pp. 129–139, 1993.Google Scholar
  4. 4.
    Patterson, D., Chen, P., Gibson, G., Katz, R.: Introduction to Redundant Arrays of Inexpensive Disks (RAID). IEEE CompCon '89. (1989) 112–117Google Scholar
  5. 5.
    Ruemmler, C., and Wilkes, J.: An Introduction to Disk Drive Modeling. IEEE Computer. 27(3) (1994) 17–28Google Scholar
  6. 6.
    Varma, A., Jacobson, Q.: Destage Algorithms for Disk Arrays with Non-Volatile Caches. Proceedings of the 22th Annual International Symposium on Computer Architecture. (1995) 83–95Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1998

Authors and Affiliations

  • Yun-Seok Chang
    • 1
  • Bo-Yeon Kim
    • 2
  1. 1.Department of Computer EngineeringDaejin UniversityPocheon-Kun Kyunggi-doKorea
  2. 2.Department of Biomedical EngineeringSeoul National UniversitySeoulKorea

Personalised recommendations